
9

Transistor Biasing

- 9.1 Faithful Amplification
- 9.2 Transistor Biasing
- 9.3 Inherent Variations of Transistor Parameters
- 9.4 Stabilisation
- 9.5 Essentials of a Transistor Biasing Circuit
- 9.6 Stability Factor
- 9.7 Methods of Transistor Biasing
- 9.8 Base Resistor Method
- 9.9 Emitter Bias Circuit
- 9.10 Circuit Analysis of Emitter Bias
- 9.11 Biasing with Collector Feedback Resistor
- 9.12 Voltage Divider Bias Method
- 9.13 Stability Factor for Potential Divider Bias
- 9.14 Design of Transistor Biasing Circuits
- 9.15 Mid-Point Biasing
- 9.16 Which Value of β to be used?
- 9.17 Miscellaneous Bias Circuits
- 9.18 Silicon Versus Germanium
- 9.19 Instantaneous Current and Voltage Waveforms
- 9.20 Summary of Transistor Bias Circuits



INTRODUCTION

he basic function of transistor is to do amplification. The weak signal is given to the base of the transistor and amplified output is obtained in the collector circuit. One important requirement during amplification is that only the magnitude of the signal should increase and there should be no change in signal shape. This increase in magnitude of the signal without any change in shape is known as *faithful amplification*. In order to achieve this, means are provided to ensure that input circuit (*i.e.* base-emitter junction) of the transistor remains forward biased and output circuit (*i.e.* collectorbase junction) always remains reverse biased during all parts of the signal. This is known as transistor biasing. In this chapter, we shall discuss how transistor biasing helps in achieving faithful amplification.

9.1 Faithful Amplification


The process of raising the strength of a weak signal without any change in its general shape is known as faithful amplification.

The theory of transistor reveals that it will function properly if its input circuit (*i.e.* base-emitter junction) remains forward biased and output circuit (*i.e.* collector-base junction) remains reverse biased at all times. This is then the key factor for achieving faithful amplification. To ensure this, the following basic conditions must be satisfied:

- (i) Proper zero signal collector current
- (ii) Minimum proper base-emitter voltage (V_{RF}) at any instant
- (iii) Minimum proper collector-emitter voltage (V_{CE}) at any instant

The conditions (i) and (ii) ensure that base-emitter junction shall remain properly forward biased during all parts of the signal. On the other hand, condition (iii) ensures that base-collector junction shall remain properly reverse biased at all times. In other words, the fulfilment of these conditions will ensure that transistor works over the active region of the output characteristics i.e. between saturation to cut off.

(i) Proper zero signal collector current. Consider an *npn* transistor circuit shown in Fig. 9.1 (i). During the positive half-cycle of the signal, base is positive w.r.t. emitter and hence base-emitter junction is forward biased. This will cause a base current and much larger collector current to flow in the circuit. The result is that positive half-cycle of the signal is amplified in the collector as shown. However, during the negative half-cycle of the signal, base-emitter junction is reverse biased and hence no current flows in the circuit. The result is that there is no output due to the negative half-cycle of the signal. Thus we shall get an amplified output of the signal with its negative half-cycles completely cut off which is unfaithful amplification.




rig. 9.1

Now, introduce a battery source V_{BB} in the base circuit as shown in Fig. 9.1 (ii). The magnitude of this voltage should be such that it keeps the input circuit forward biased even during the peak of negative half-cycle of the signal. When no signal is applied, a d.c. current I_C will flow in the collector circuit due to V_{BB} as shown. This is known as zero signal collector current I_C . During the positive half-cycle of the signal, input circuit is more forward biased and hence collector current increases. However, during the negative half-cycle of the signal, the input circuit is less forward biased and collector current decreases. In this way, negative half-cycle of the signal also appears in the output and hence faithful amplification results. It follows, therefore, that for faithful amplification, proper zero signal collector current must flow. The value of zero signal collector current should be atleast equal to the maximum collector current due to signal alone i.e.


Zero signal collector current ≥ Max. collector current due to signal alone

Illustration. Suppose a signal applied to the base of a transistor gives a peak collector current of 1mA. Then zero signal collector current must be at least equal to 1mA so that even during the peak of negative half-cycle of the signal, there is no cut off as shown in Fig. 9.2 (i).

If zero signal collector current is less, say 0.5 mA as shown in Fig. 9.2 (ii), then some part (shaded portion) of the negative half-cycle of signal will be cut off in the output.




(ii) **Proper minimum base-emitter voltage.** In order to achieve faithful amplification, the base-emitter voltage (V_{BE}) should not fall below 0.5V for germanium transistors and 0.7V for *Si* transistors at any instant.



The base current is very small until the *input voltage overcomes the potential barrier at the base-emitter junction. The value of this potential barrier is 0.5V for Ge transistors and 0.7V for Si transistors as shown in Fig. 9.3. Once the potential barrier is overcome, the base current and hence collector current increases sharply. Therefore, if base-emitter voltage V_{BE} falls below these values during any part of the signal, that part will be amplified to lesser extent due to small collector current. This will result in unfaithful amplification.

(iii) **Proper minimum** V_{CE} at any instant. For faithful amplification, the collector-emitter voltage V_{CE} should not fall below 0.5V for Ge transistors and 1V for silicon transistors. This is called *knee voltage* (See Fig. 9.4).

* In practice, a.c. signals have small voltage level (< 0.1V) and if applied directly will not give any collector current.






Fig. 9.4

When V_{CE} is too low (less than 0.5V for Ge transistors and 1V for Si transistors), the collector-base junction is not properly reverse biased. Therefore, the collector cannot attract the charge carriers emitted by the emitter and hence a greater portion of them goes to the base. This decreases the collector current while base current increases. Hence, value of β falls. Therefore, if V_{CE} is allowed to fall below V_{knee} during any part of the signal, that part will be less amplified due to reduced β . This will result in unfaithful amplification. However, when V_{CE} is greater than V_{knee} , the collector-base junction is properly reverse biased and the value of β remains constant, resulting in faithful amplification.

9.2 Transistor Biasing

It has already been discussed that for faithful amplification, a transistor amplifier must satisfy three basic conditions, namely: (i) proper zero signal collector current, (ii) proper base-emitter voltage at any instant and (iii) proper collector-emitter voltage at any instant. It is the fulfilment of these conditions which is known as transistor biasing.

The proper flow of zero signal collector current and the maintenance of proper collector-emitter voltage during the passage of signal is known as **transistor biasing**.

The basic purpose of transistor biasing is to keep the base-emitter junction properly forward biased and collector-base junction properly reverse biased during the application of signal. This can be achieved with a bias battery or associating a circuit with a transistor. The latter method is more efficient and is frequently employed. The circuit which provides transistor biasing is known as biasing circuit. It may be noted that transistor biasing is very essential for the proper operation of transistor in any circuit.


Example 9.1. An npn silicon transistor has $V_{CC} = 6$ V and the collector load $R_C = 2.5$ k Ω . Find:

- (i) The maximum collector current that can be allowed during the application of signal for faithful amplification.
 - (ii) The minimum zero signal collector current required.

Solution. Collector supply voltage, $V_{CC} = 6 \text{ V}$

Collector load, $R_C = 2.5 \text{ k}\Omega$

- (i) We know that for faithful amplification, V_{CF} should not be less than 1V for silicon transistor.
- \therefore Max. voltage allowed across $R_C = 6 1 = 5 \text{ V}$
- \therefore Max. allowed collector current = 5 V/ R_C = 5 V/2.5 kΩ = 2 mA






Fig. 9.5

Thus, the maximum collector current allowed during any part of the signal is 2 mA. If the collector current is allowed to rise above this value, V_{CE} will fall below 1 V. Consequently, value of β will fall, resulting in unfaithful amplification.

- (ii) During the negative peak of the signal, collector current can at the most be allowed to become zero. As the negative and positive half cycles of the signal are equal, therefore, the change in collector current due to these will also be equal but in opposite direction.
 - \therefore Minimum zero signal collector current required = 2 mA/2 = 1 mA

During the positive peak of the signal [point A in Fig. 9.5 (ii)], $i_C = 1 + 1 = 2\text{mA}$ and during the negative peak (point B),

$$i_C = 1 - 1 = 0 \text{ mA}$$

Example 9.2. A transistor employs a 4 $k\Omega$ load and $V_{CC} = 13V$. What is the maximum input signal if $\beta = 100$? Given $V_{knee} = 1V$ and a change of 1V in V_{BE} causes a change of 5mA in collector current.

Solution.

Collector supply voltage,
$$V_{CC}=13~{
m V}$$

Knee voltage, $V_{knee}=1~{
m V}$
Collector load, $R_C=4~{
m k}\Omega$

 \therefore Max. allowed voltage across $R_C = 13 - 1 = 12 \text{ V}$

∴ Max. allowed collector current,
$$i_C = \frac{12 \text{ V}}{R_C} = \frac{12 \text{ V}}{4 \text{ k} \Omega} = 3 \text{ mA}$$

Maximum base current,
$$i_B = \frac{i_C}{\beta} = \frac{3 \text{ mA}}{100} = 30 \text{ }\mu\text{A}$$

Now
$$\frac{\text{Collector current}}{\text{Base voltage (signal voltage)}} = 5 \text{ mA/V}$$

$$\therefore \qquad \text{Base voltage (signal voltage)} = \frac{\text{Collector current}}{5 \text{ mA/V}} = \frac{3 \text{ mA}}{5 \text{ mA/V}} = 600 \text{ mV}$$

9.3 Inherent Variations of Transistor Parameters

In practice, the transistor parameters such as β , V_{BE} are not the same for every transistor even of the same type. To give an example, BC147 is a silicon npn transistor with β varying from 100 to 600 *i.e.* β for one transistor may be 100 and for the other it may be 600, although both of them are BC147.

This large variation in parameters is a characteristic of transistors. The major reason for these variations is that transistor is a new device and manufacturing techniques have not too much advanced. For instance, it has not been possible to control the base width and it may vary, although slightly, from one transistor to the other even of the same type. Such small variations result in large change in transistor parameters such as β , V_{BE} etc.



Transistor

The inherent variations of transistor parameters may change the operating point, resulting in unfaithful amplification. It is, therefore, very important that biasing network be so designed that it should be able to work with all transistors of one type whatever may be the spread in β or V_{BE} . In other words, the operating point should be independent of transistor parameters variations.

9.4 Stabilisation

The collector current in a transistor changes rapidly when

- (i) the temperature changes,
- (ii) the transistor is replaced by another of the same type. This is due to the inherent variations of transistor parameters.

When the temperature changes or the transistor is replaced, the operating point (i.e. zero signal I_C and V_{CE}) also changes. However, for faithful amplification, it is essential that operating point remains fixed. This necessitates to make the operating point independent of these variations. This is known as stabilisation.

The process of making operating point independent of temperature changes or variations in transistor parameters is known as stabilisation.

Once stabilisation is done, the zero signal I_C and V_{CE} become independent of temperature variations or replacement of transistor *i.e.* the operating point is fixed. A good biasing circuit always ensures the stabilisation of operating point.

Need for stabilisation. Stabilisation of the operating point is necessary due to the following reasons:

- (i) Temperature dependence of I_C
- (ii) Individual variations
- (iii) Thermal runaway
- (i) Temperature dependence of I_C . The collector current I_C for CE circuit is given by:

$$I_C \ = \ \beta \, I_B + I_{CEO} \ = \ \beta \, I_B + (\beta + 1) \, I_{CBO}$$

The collector leakage current I_{CBO} is greatly influenced (especially in germanium transistor) by temperature changes. A rise of 10°C doubles the collector leakage current which may be as high as $0.2\,\text{mA}$ for low powered germanium transistors. As biasing conditions in such transistors are generally so set that zero signal $I_C = 1\,\text{mA}$, therefore, the change in I_C due to temperature variations cannot be tolerated. This necessitates to stabilise the operating point *i.e.* to hold I_C constant inspite of temperature variations.

- (ii) Individual variations. The value of β and V_{BE} are not exactly the same for any two transistors even of the same type. Further, V_{BE} itself decreases when temperature increases. When a transistor is replaced by another of the same type, these variations change the operating point. This necessitates to stabilise the operating point *i.e.* to hold I_C constant irrespective of individual variations in transistor parameters.
 - (iii) Thermal runaway. The collector current for a CE configuration is given by:

$$I_C = \beta I_B + (\beta + 1) I_{CBO} \qquad \dots (i)$$

The collector leakage current I_{CBO} is strongly dependent on temperature. The flow of collector current produces heat within the transistor. This raises the transistor temperature and if no stabilisation is done, the collector leakage current I_{CBO} also increases. It is clear from exp. (i) that if I_{CBO} increases, the collector current I_C increases by $(\beta+1)$ I_{CBO} . The increased I_C will raise the temperature of the transistor, which in turn will cause I_{CBO} to increase. This effect is cumulative and in a matter of seconds, the collector current may become very large, causing the transistor to burn out.

The self-destruction of an unstabilised transistor is known as thermal runaway.

In order to avoid thermal runaway and consequent destruction of transistor, it is very essential that operating point is stabilised *i.e.* I_C is kept constant. In practice, this is done by causing I_B to decrease automatically with temperature increase by circuit modification. Then decrease in βI_B will compensate for the increase in $(\beta+1)$ I_{CBO} , keeping I_C nearly constant. In fact, this is what is always aimed at while building and designing a biasing circuit.

9.5 Essentials of a Transistor Biasing Circuit

It has already been discussed that transistor biasing is required for faithful amplification. The biasing network associated with the transistor should meet the following requirements:

- (i) It should ensure proper zero signal collector current.
- (ii) It should ensure that V_{CE} does not fall below 0.5 V for Ge transistors and 1 V for silicon transistors at any instant.
 - (iii) It should ensure the stabilisation of operating point.

9.6 Stability Factor

It is desirable and necessary to keep I_C constant in the face of variations of I_{CBO} (sometimes represented as I_{CO}). The extent to which a biasing circuit is successful in achieving this goal is measured by stability factor S. It is defined as under:

The rate of change of collector current I_C w.r.t. the collector leakage current $*I_{CO}$ at constant β and I_B is called **stability factor** i.e.

Stability factor,
$$S = \frac{dI_C}{dI_{CO}}$$
 at constant I_B and β

The stability factor indicates the change in collector current I_C due to the change in collector leakage current I_{CO} . Thus a stability factor 50 of a circuit means that I_C changes 50 times as much as any change in I_{CO} . In order to achieve greater thermal stability, it is desirable to have as low stability factor as possible. The ideal value of S is 1 but it is never possible to achieve it in practice. Experience shows that values of S exceeding 25 result in unsatisfactory performance.

The general expression of stability factor for a C.E. configuration can be obtained as under:

$$I_C = \beta I_B + (\beta + 1) I_{CO}$$

** Differentiating above expression w.r.t. I_C , we get,

or
$$1 = \beta \frac{dI_B}{dI_C} + (\beta + 1) \frac{dI_{CO}}{dI_C}$$

$$1 = \beta \frac{dI_B}{dI_C} + \frac{(\beta + 1)}{S} \qquad \left[\because \frac{dI_{CO}}{dI_C} = \frac{1}{S} \right]$$
or
$$S = \frac{\beta + 1}{1 - \beta \left(\frac{dI_B}{dI_C} \right)}$$

- * $I_{CBO} = I_{CO} = \text{collector leakage current in } CB \text{ arrangement}$
- ** Assuming β to be independent of I_C

9.7 Methods of Transistor Biasing

In the transistor amplifier circuits drawn so far biasing was done with the aid of a battery V_{BB} which was separate from the battery V_{CC} used in the output circuit. However, in the interest of simplicity and economy, it is desirable that transistor circuit should have a single source of supply—the one in the output circuit (i.e. V_{CC}). The following are the most commonly used methods of obtaining transistor biasing from one source of supply (i.e. V_{CC}):

- (i) Base resistor method
- (ii) Emitter bias method
- (iii) Biasing with collector-feedback resistor
- (iv) Voltage-divider bias

In all these methods, the same basic principle is employed *i.e.* required value of base current (and hence I_C) is obtained from V_{CC} in the zero signal conditions. The value of collector load R_C is selected keeping in view that V_{CE} should not fall below 0.5 V for germanium transistors and 1 V for silicon transistors.

For example, if $\beta = 100$ and the zero signal collector current I_C is to be set at 1mA, then I_B is made equal to $I_C/\beta = 1/100 = 10 \,\mu\text{A}$. Thus, the biasing network should be so designed that a base current of $10 \,\mu\text{A}$ flows in the zero signal conditions.

9.8 Base Resistor Method

In this method, a high resistance R_B (several hundred $k\Omega$) is connected between the base and +ve end of supply for npn transistor (See Fig. 9.6) and between base and negative end of supply for pnp transistor. Here, the required zero signal base current is provided by V_{CC} and it flows through R_B . It is because now base is positive w.r.t. emitter i.e. base-emitter junction is forward biased. The required value of zero signal base current I_B (and hence $I_C = \beta I_B$) can be made to flow by selecting the proper value of base resistor R_B .

Circuit analysis. It is required to find the value of R_B so that required collector current flows in the zero signal conditions. Let I_C be the required zero signal collector current.

$$I_B = \frac{I_C}{\beta}$$

Considering the closed circuit *ABENA* and applying Kirchhoff's voltage law, we get,

$$R_B$$
 I_B
 R_C
 I_C
 I_C

Fig. 9.6

$$V_{CC} = I_B R_B + V_{BE}$$
 or
$$I_B R_B = V_{CC} - V_{BE}$$

$$\therefore R_B = \frac{V_{CC} - V_{BE}}{I_R}$$
 ... (i)

As V_{CC} and I_B are known and V_{BE} can be seen from the transistor manual, therefore, value of R_B can be readily found from exp. (i).

Since V_{BE} is generally quite small as compared to V_{CC} , the former can be neglected with little error. It then follows from exp. (i) that:

$$R_B = \frac{V_{CC}}{I_B}$$

It may be noted that V_{CC} is a fixed known quantity and I_B is chosen at some suitable value. Hence, R_B can always be found directly, and for this reason, this method is sometimes called *fixed-bias method*.

Stability factor. As shown in Art. 9.6,

Stability factor,
$$S = \frac{\beta + 1}{1 - \beta \left(\frac{dI_B}{dI_C}\right)}$$

In fixed-bias method of biasing, I_B is independent of I_C so that $dI_B/dI_C = 0$. Putting the value of $dI_B/dI_C = 0$ in the above expression, we have,

Stability factor,
$$S = \beta + 1$$

Thus the stability factor in a fixed bias is $(\beta + 1)$. This means that I_C changes $(\beta + 1)$ times as much as any change in I_{CO} . For instance, if $\beta = 100$, then S = 101 which means that I_C increases 101 times faster than I_{CO} . Due to the large value of S in a fixed bias, it has poor thermal stability.

Advantages:

- (i) This biasing circuit is very simple as only one resistance R_R is required.
- (ii) Biasing conditions can easily be set and the calculations are simple.
- (iii) There is no loading of the source by the biasing circuit since no resistor is employed across base-emitter junction.

Disadvantages:

- (i) This method provides poor stabilisation. It is because there is no means to stop a self-increase in collector current due to temperature rise and individual variations. For example, if β increases due to transistor replacement, then I_C also increases by the same factor as I_B is constant.
 - (ii) The stability factor is very high. Therefore, there are strong chances of thermal runaway. Due to these disadvantages, this method of biasing is rarely employed.

Example 9.3. Fig. 9.7 (i) shows biasing with base resistor method. (i) Determine the collector current I_C and collector-emitter voltage V_{CE} . Neglect small base-emitter voltage. Given that $\beta = 50$.

(ii) If R_B in this circuit is changed to 50 k Ω , find the new operating point.

Solution.




Fig. 9.7

In the circuit shown in Fig. 9.7 (i), biasing is provided by a battery V_{BB} (= 2V) in the base circuit which is separate from the battery V_{CC} (= 9V) used in the output circuit. The same circuit is shown in a simplified way in Fig. 9.7 (ii). Here, we need show only the supply voltages, + 2V and + 9V. It may be noted that negative terminals of the power supplies are grounded to get a complete path of current.

(i) Referring to Fig. 9.7 (ii) and applying Kirchhoff's voltage law to the circuit ABEN, we get,

$$I_B R_B + V_{BE} = 2 \text{ V}$$

As V_{RE} is negligible,

$$I_B = \frac{2V}{R_B} = \frac{2V}{100 \text{ k}\Omega} = 20 \text{ } \mu\text{A}$$

Collector current, $I_C = \beta I_B = 50 \times 20 \mu A = 1000 \mu A = 1 \text{ mA}$

Applying Kirchhoff's voltage law to the circuit DEN, we get,

$$I_C R_C + V_{CE} = 9$$
 or
$$1 \text{ mA} \times 2 \text{ k}\Omega + V_{CE} = 9$$
 or
$$V_{CE} = 9 - 2 = 7 \text{ V}$$

(ii) When R_B is made equal to 50 k Ω , then it is easy to see that base current is doubled *i.e.* $I_B = 40 \,\mu\text{A}$.

.. Collector current,
$$I_C = \beta I_B = 50 \times 40 = 2000 \,\mu \,\text{A} = 2 \,\text{mA}$$

Collector-emitter voltage, $V_{CE} = V_{CC} - I_C R_C = 9 - 2 \,\text{mA} \times 2 \,\text{k}\Omega = 5 \,\text{V}$

... New operating point is 5 V, 2 mA.


Example 9.4. Fig. 9.8 (i) shows that a silicon transistor with $\beta = 100$ is biased by base resistor method. Draw the d.c. load line and determine the operating point. What is the stability factor?

Solution.
$$V_{CC} = 6 \text{ V}, R_B = 530 \text{ k}\Omega, R_C = 2 \text{ k}\Omega$$

D.C. load line. Referring to Fig. 9.8 (i), $V_{CE} = V_{CC} - I_C R_C$

When $I_C = 0$, $V_{CE} = V_{CC} = 6$ V. This locates the first point B (OB = 6V) of the load line on collector-emitter voltage axis as shown in Fig. 9.8 (ii).

When $V_{CE} = 0$, $I_C = V_{CC}/R_C = 6\text{V}/2\text{ k}\Omega = 3\text{ mA}$. This locates the second point A (OA = 3mA) of the load line on the collector current axis. By joining points A and B, d.c. load line AB is constructed [See Fig. 9.8 (ii)].






Fig. 9.8

Operating point Q. As it is a silicon transistor, therefore, $V_{BE} = 0.7$ V. Referring to Fig. 9.8 (i), it is clear that:

$$I_B R_B + V_{BE} = V_{CC}$$
 or
$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{(6-0.7) \text{ V}}{530 \text{ k}\Omega} = 10 \text{ }\mu\text{A}$$

:. Collector current,
$$I_C = \beta I_B = 100 \times 10 = 1000 \,\mu\text{A} = 1 \,\text{mA}$$

Collector-emitter voltage, $V_{CE} = V_{CC} - I_C R_C = 6 - 1 \,\text{mA} \times 2 \,\text{k}\Omega = 6 - 2 = 4 \,\text{V}$

.. Operating point is 4 V, 1 mA.

Fig. 9.8 (ii) shows the operating point Q on the d.c. load line. Its co-ordinates are $I_C = 1$ mA and $V_{CE} = 4$ V.

Stability factor =
$$\beta + 1 = 100 + 1 = 101$$

Example 9.5. (i) A germanium transistor is to be operated at zero signal $I_C = 1$ mA. If the collector supply $V_{CC} = 12$ V, what is the value of R_B in the base resistor method? Take $\beta = 100$.

(ii) If another transistor of the same batch with $\beta = 50$ is used, what will be the new value of zero signal I_C for the same R_B ?

Solution.
$$V_{CC} = 12 \text{ V}, \quad \beta = 100$$

As it is a *Ge* transistor, therefore,

$$V_{BE} = 0.3 \text{ V}$$

(i) Zero signal $I_C = 1 \text{ mA}$
 \therefore Zero signal $I_B = I_C/\beta = 1 \text{ mA}/100 = 0.01 \text{ mA}$

Using the relation, $V_{CC} = I_B R_B + V_{BE}$

$$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{12 - 0.3}{0.01 \text{ mA}}$$

$$= 11.7 \text{ V}/0.01 \text{ mA} = 1170 \text{ k}\Omega$$

(ii) Now $\beta = 50$

Again using the relation, $V_{CC} = I_B R_B + V_{BE}$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} = \frac{12 - 0.3}{1170 \text{ k}\Omega}$$

$$= 11.7 \text{ V}/1170 \text{ k}\Omega = 0.01 \text{ mA}$$

$$\therefore$$
 Zero signal $I_C = \beta I_B = 50 \times 0.01 = 0.5 \text{ mA}$

Comments. It is clear from the above example that with the change in transistor parameter β , the zero signal collector current has changed from 1mA to 0.5mA. Therefore, base resistor method cannot provide stabilisation.

Example 9.6. Calculate the values of three currents in the circuit shown in Fig. 9.9.

Solution. Applying Kirchhoff's voltage law to the base side and taking resistances in $k\Omega$ and currents in mA, we have,




Fig. 9.9

$$V_{CC} = I_B R_B + V_{BE} + I_E \times 1$$
or
$$10 = 1000 I_B + *0 + (I_C + I_B)$$
or
$$10 = 1000 I_B + (\beta I_B + I_B)$$
or
$$10 = 1000 I_B + (100 I_B + I_B)$$
or
$$10 = 1101 I_B$$

$$\therefore I_B = 10/1101 = \mathbf{0.0091 mA}$$

$$I_C = \beta I_B = 100 \times 0.0091 = \mathbf{0.91 mA}$$

$$I_E = I_C + I_B = 0.91 + 0.0091 = \mathbf{0.919 mA}$$

Example 9.7. Design base resistor bias circuit for a CE amplifier such that operating point is $V_{CE} = 8V$ and $I_C = 2$ mA. You are supplied with a fixed 15V d.c. supply and a silicon transistor with $\beta = 100$. Take base-emitter voltage $V_{BE} = 0.6V$. Calculate also the value of load resistance that would be employed.

Solution. Fig. 9.10 shows *CE* amplifier using base resistor method of biasing.

$$V_{CC} = 15 \text{ V}; \beta = 100; V_{BE} = 0.6 \text{ V}$$


$$V_{CE} = 8 \text{ V}; I_C = 2 \text{ mA}; R_C = ?; R_B = ?$$

$$V_{CC} = V_{CE} + I_C R_C$$
or
$$15 \text{ V} = 8 \text{ V} + 2 \text{ mA} \times R_C$$

$$\therefore R_C = \frac{(15 - 8) \text{ V}}{2 \text{mA}} = 3.5 \text{ k}\Omega$$

$$I_B = I_C/\beta = 2/100 = 0.02 \text{ mA}$$

$$V_{CC} = I_B R_B + V_{BE}$$



* Neglecting V_{BE} as it is generally very small.

$$\therefore R_B = \frac{V_{CC} - V_{BE}}{I_R} = \frac{(15 - 0.6) \text{ V}}{0.02 \text{ mA}} = 720 \text{ k}\Omega$$

Example 9.8. A *base bias circuit in Fig. 9.11 is subjected to an increase in temperature from 25°C to 75°C. If β = 100 at 25°C and 150 at 75°C, determine the percentage change in Q-point values (V_{CE} and I_C) over this temperature range. Neglect any change in V_{BE} and the effects of any leakage current.




Fig. 9.11

Solution.

At 25°C

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$= \frac{12 V - 0.7 V}{100 k\Omega} = 0.113 \text{ mA}$$

$$I_C = \beta I_B = 100 \times 0.113 \text{ mA} = 11.3 \text{ mA}$$
 and
$$V_{CE} = V_{CC} - I_C R_C = 12 \text{V} - (11.3 \text{ mA}) (560 \Omega) = 5.67 \text{V}$$

At 75 °C

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} = \frac{12 \text{ V} - 0.7 \text{ V}}{100 \text{ k}\Omega} = 0.113 \text{ mA}$$

$$\therefore I_{C} = \beta I_{B} = 150 \times 0.113 \text{ mA} = 17 \text{ mA}$$
and
$$V_{CE} = V_{CC} - I_{C} R_{C} = 12 \text{ V} - (17 \text{ mA}) (560 \Omega) = 2.48 \text{ V}$$
%age change in $I_{C} = \frac{I_{C} (75^{\circ}C) - I_{C} (25^{\circ}C)}{I_{C} (25^{\circ}C)} \times 100$

$$= \frac{17 \text{ mA} - 11.3 \text{ mA}}{11.3 \text{ mA}} \times 100 = 50 \% \text{ (increase)}$$

Note that I_C changes by the same percentage as β .

%age change in
$$V_{CE} = \frac{V_{CE (75^{\circ}C)} - V_{CE (25^{\circ}C)}}{V_{CE (25^{\circ}C)}} \times 100$$

$$= \frac{2.48V - 5.67V}{5.67V} \times 100 = -56.3\% (decrease)$$

Comments. It is clear from the above example that Q-point is extremely dependent on β in a base bias circuit. Therefore, base bias circuit is very unstable. Consequently, this method is normally not used if linear operation is required. However, it can be used for switching operation.

Example 9.9. In base bias method, how Q-point is affected by changes in V_{BE} and I_{CBO} .

Solution. In addition to being affected by change in β , the Q-point is also affected by changes in V_{RE} and I_{CRO} in the base bias method.


(i) Effect of V_{BE} . The base-emitter-voltage V_{BE} decreases with the increase in temperature (and vice-versa). The expression for I_B in base bias method is given by;

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$


* Note that base resistor method is also called base bias method.

It is clear that decrease in V_{BE} increases I_{B} . This will shift the Q-point ($I_C = \beta I_B$ and $V_{CE} = V_{CC} - I_C R_C$). The effect of change in V_{BE} is negligible if $V_{CC} >> V_{BE}$ (V_{CC} at least 10 times greater than V_{BE}).

(ii) Effect of I_{CBO} . The reverse leakage current I_{CBO} has the effect of decreasing the net base current and thus increasing the base voltage. It is because the flow of I_{CBO} creates a voltage drop across R_B that adds to the base voltage as shown in Fig. 9.12. Therefore, change in I_{CBO} shifts the Q-point of the base bias circuit. However, in modern transistors, I_{CBO} is usually less than 100 nA and its effect on the bias is negligible if $V_{RB} >> I_{CBO} R_B$.



Example 9.10. Fig. 9.13 (i) shows the base resistor transistor circuit. The device (i.e. transistor) has the characteristics shown in Fig. 9.13 (ii). Determine V_{CC} , R_C and R_B .






Fig. 9.13

Solution. From the d.c load line, $V_{CC} = 20$ V.

$$\text{Max. } I_C = \frac{V_{CC}}{R_C} \text{ (when } V_{CE} = 0 \text{ V)}$$

$$\therefore \qquad R_C = \frac{V_{CC}}{\text{Max. } I_C} = \frac{20 \text{ V}}{8 \text{mA}} = 2.5 \text{ k}\Omega$$

$$\text{Now} \qquad I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$\therefore \qquad R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{20 \text{ V} - 0.7 \text{ V}}{40 \text{ \mu A}} = \frac{19.3 \text{ V}}{40 \text{ \mu A}} = 482.5 \text{ k}\Omega$$

Example 9.11. What fault is indicated in (i) Fig. 9.14 (i) and (ii) Fig. 9.14 (ii)? **Solution.**

- (i) The obvious fault in Fig. 9.14 (i) is that the **base is internally open.** It is because 3V at the base and 9V at the collector mean that transistor is in cut-off state.
- (ii) The obvious fault in Fig. 9.14 (ii) is that **collector is internally open.** The voltage at the base is correct. The voltage of 9V appears at the collector because the 'open' prevents collector current.





Fig. 9.14

9.9 Emitter Bias Circuit

Fig. 9.15 shows the emitter bias circuit. This circuit differs from base-bias circuit in two important respects. First, it uses two separate d.c. voltage sources; one positive (+ V_{CC}) and the other negative (- V_{EE}). Normally, the two supply voltages will be equal. For example, if V_{CC} = + 20V (d.c.), then V_{EE} = -20V (d.c.). Secondly, there is a resistor R_E in the emitter circuit.



We shall first redraw the circuit in Fig. 9.15 as it usually appears on schematic diagrams. This means deleting the battery symbols as shown in Fig. 9.16. All the information is still (See Fig. 9.16) on the diagram except that it is in condensed form. That is a negative supply voltage $-V_{EE}$ is applied to the bottom of R_E and a positive voltage of $+V_{CC}$ to the top of R_C .

9.10 Circuit Analysis of Emitter Bias

Fig. 9.16 shows the emitter bias circuit. We shall find the Q-point values (i.e. d.c. I_C and d.c. V_{CE}) for this circuit.

(i) Collector current (I_C). Applying Kirchhoff's voltage law to the base-emitter circuit in Fig. 9.16, we have,

$$-I_B R_B - V_{BE} - I_E R_E + V_{EE} = 0$$

$$V_{EE} = I_B R_B + V_{BE} + I_E R_E$$

Now
$$I_C \simeq I_E$$
 and $I_C = \beta I_B$ $\therefore I_B \simeq \frac{I_E}{\beta}$

Putting $I_B = I_E/\beta$ in the above equation, we have,

$$\begin{split} V_{EE} &= \left(\frac{I_E}{\beta}\right) R_B + I_E R_E + V_{BE} \\ V_{EE} - V_{BE} &= I_E \left(R_B/\beta + R_E\right) \\ I_E &= \frac{V_{EE} - V_{BE}}{R_E + R_B/\beta} \end{split}$$

Since $I_C \simeq I_E$, we have,

or

$$I_C = \frac{V_{EE} - V_{BE}}{R_E + R_B / \beta}$$

(ii) Collector-emitter voltage (V_{CE}). Fig. 9.17 shows the various voltages of the emitter bias circuit w.r.t. ground.




Fig. 9.17

Emitter voltage w.r.t. ground is

$$V_E = -V_{EE} + I_E R_E$$

Base voltage w.r.t. ground is

$$V_B = V_E + V_{BE}$$

Collector voltage w.r.t. ground is

$$V_C = V_{CC} - I_C R_C$$

Subtracting V_E from V_C and using the approximation $I_C \simeq I_E$, we have,

$$\begin{split} V_C - V_E &= (V_{CC} - I_C \, R_C) - (-V_{EE} + I_C \, R_E) \\ V_{CE} &= V_{CC} + V_{EE} - I_C \, (R_C + R_E) \end{split} \tag{$: I_E \simeq I_C$}$$

Alternatively. Applying Kirchhoff's voltage law to the collector side of the emitter bias circuit in Fig. 9.16 (Refer back), we have,

$$\begin{split} V_{CC} - I_C \, R_C - V_{CE} - I_C^* \, R_E + V_{EE} &= 0 \\ V_{CE} &= V_{CC} + V_{EE} - I_C \, (R_C + R_E) \end{split}$$

Stability of Emitter bias. The expression for collector current I_C for the emitter bias circuit is given by ;

$$I_{C} \approx I_{R} = \frac{V_{EE} - V_{BE}}{\mathbf{p} \cdots \mathbf{p} \cdot \mathbf{p}}$$

or

It is clear that I_C is dependent on V_{RE} and β , both of which change with temperature.

If $R_E >> R_B/\beta$, then expression for I_C becomes :

$$I_C = \frac{V_{EE} - V_{BE}}{R_E}$$

This condition makes $I_C (\simeq I_E)$ independent of β .

If $V_{EE} >> V_{BE}$, then I_C becomes:

$$I_C (\simeq I_E) = \frac{V_{EE}}{R_E}$$

This condition makes $I_C (\simeq I_E)$ independent of V_{BE} .

If $I_C (\simeq I_E)$ is independent of β and V_{BE} , the Q-point is not affected appreciably by the variations in these parameters. Thus emitter bias can provide stable Q-point if properly designed.

Example 9.12. For the emitter bias circuit shown in Fig. 9.18, find I_E , I_C , V_C and V_{CE} for $\beta = 85$ and $V_{BE} = 0.7V$.




Fig. 9.18

Solution.

$$\begin{split} I_C &\simeq I_E \ = \ \frac{V_{EE} - V_{BE}}{R_E + R_B / \beta} = \frac{20 \text{V} - 0.7 \text{V}}{10 \text{ k}\Omega + 100 \text{ k}\Omega / 85} = \textbf{1.73 mA} \\ V_C &= V_{CC} - I_C R_C = 20 \text{V} - (1.73 \text{ mA}) \ (4.7 \text{ k}\Omega) = \textbf{11.9V} \\ V_E &= -V_{EE} + I_E R_E = -20 \text{V} + (1.73 \text{ mA}) \ (10 \text{ k}\Omega) = -2.7 \text{V} \\ V_{CE} &= V_C - V_E = 11.9 - (-2.7 \text{V}) = \textbf{14.6V} \end{split}$$

Note that operating point (or Q – point) of the circuit is 14.6V, 1.73 mA.

Example 9.13. Determine how much the Q-point in Fig. 9.18 (above) will change over a temperature range where β increases from 85 to 100 and V_{BE} decreases from 0.7V to 0.6V.

Solution.

For
$$\beta = 85$$
 and $V_{BE} = 0.7V$

As calculated in the above example, $I_C = 1.73$ mA and $V_{CE} = 14.6$ V.

For
$$\beta = 100$$
 and $V_{BE} = 0.6V$

$$I_C \simeq I_E = \frac{V_{EE} - V_{BE}}{R_E + R_B / \beta} = \frac{20V - 0.6V}{10 \text{ k}\Omega + 100 \text{ k}\Omega / 100} = \frac{19.4V}{11 \text{ k}\Omega} = 1.76 \text{ mA}$$

$$V_C = V_{CC} - I_C R_C = 20V - (1.76 \text{ mA}) (4.7 \text{ k}\Omega) = 11.7V$$

$$V_E = -V_{EE} + I_E R_E = -20V + (1.76 \text{ mA}) (10 \text{ k}\Omega) = -2.4V$$

$$V_{CE} = V_C - V_E = 11.7 - (-2.4) = 14.1V$$
% age change in $I_C = \frac{1.76 \text{ mA} - 1.73 \text{ mA}}{1.73 \text{ mA}} \times 100 = 1.7\% \text{ (increase)}$
% age change in $V_{CE} = \frac{14.1V - 14.6V}{14.1V} \times 100 = -3.5\% \text{ (decrease)}$


9.11 Biasing with Collector Feedback Resistor

In this method, one end of R_B is connected to the base and the other end to the collector as shown in Fig. 9.19. Here, the required zero signal base current is determined *not* by V_{CC} but by the collector-base voltage V_{CB} . It is clear that V_{CB} forward biases the base-emitter junction and hence base current I_B flows through R_B . This causes the zero signal collector current to flow in the circuit.

Circuit analysis. The required value of R_B needed to give the zero signal current I_C can be determined as follows. Referring to Fig. 9.19,

$$V_{CC} = *I_C R_C + I_B R_B + V_{BE}$$
or
$$R_B = \frac{V_{CC} - V_{BE} - I_C R_C}{I_B}$$

$$= \frac{V_{CC} - V_{BE} - \beta I_B R_C}{I_B} \quad (\because I_C = \beta I_B)$$



Alternatively,
$$V_{CE} = V_{BE} + V_{CB}$$

or $V_{CB} = V_{CE} - V_{BE}$

$$\therefore R_B = \frac{V_{CB}}{I_B} = \frac{V_{CE} - V_{BE}}{I_B}; \text{ where } I_B = \frac{I_C}{\beta}$$

It can be shown mathematically that stability factor S for this method of biasing is less than $(\beta + 1)$ *i.e.*

Stability factor, $S < (\beta + 1)$

Therefore, this method provides better thermal stability than the fixed bias.

Note. It can be easily proved (See **example 9.17) that Q-point values (I_C and V_{CE}) for the circuit shown in Fig. 9.19 are given by;

$$I_C = \frac{V_{CC} - V_{BE}}{R_B / \beta + R_C}$$
$$V_{CE} = V_{CC} - I_C R_C$$

and

Advantages

- (i) It is a simple method as it requires only one resistance R_B .
- (ii) This circuit provides some stabilisation of the operating point as discussed below:

$$V_{CE} \ = \ V_{BE} + V_{CB}$$

- * Actually voltage drop across $R_C = (I_B + I_C) R_C$.
 - However, $I_B \ll I_C$. Therefore, as a reasonable approximation, we can say that drop across $R_C = I_C R_C$.
- Put $R_E = 0$ for the expression of I_C in exmaple 9.17. It is because in the present circuit (Fig. 9.19), there is no R_E .

Suppose the temperature increases. This will increase collector leakage current and hence the total collector current. But as soon as collector current increases, V_{CE} decreases due to greater drop across R_{C} . The result is that V_{CB} decreases *i.e.* lesser voltage is available across R_{B} . Hence the base current I_{B} decreases. The smaller I_{B} tends to decrease the collector current to original value.

Disadvantages

- (i) The circuit does not provide good stabilisation because stability factor is fairly high, though it is lesser than that of fixed bias. Therefore, the operating point does change, although to lesser extent, due to temperature variations and other effects.
- (ii) This circuit provides a negative feedback which reduces the gain of the amplifier as explained hereafter. During the positive half-cycle of the signal, the collector current increases. The increased collector current would result in greater voltage drop across R_C . This will reduce the base current and hence collector current.

Example 9.14. Fig. 9.20 shows a silicon transistor biased by collector feedback resistor method. Determine the operating point. Given that $\beta = 100$.

Solution.
$$V_{CC} = 20 \text{V}, R_B = 100 \text{ k}\Omega, R_C = 1 \text{k}\Omega$$

Since it is a silicon transistor, $V_{RE} = 0.7 \text{ V}$.

Assuming I_R to be in mA and using the relation,

$$R_{B} = \frac{V_{CC} - V_{BE} - \beta I_{B}R_{C}}{I_{B}}$$
or
$$100 \times I_{B} = 20 - 0.7 - 100 \times I_{B} \times 1$$
or
$$200 I_{B} = 19.3$$
or
$$I_{B} = \frac{19.3}{200} = 0.096 \text{ mA}$$

:. Collector current, $I_C = \beta I_B = 100 \times 0.096 = 9.6 \text{ mA}$ Collector-emitter voltage is

$$V_{CE} = V_{CC} - I_C R_C$$

= 20 - 9.6 mA × 1 k\Omega
= 10.4 V

.. Operating point is 10.4 V, 9.6 mA.




Fig. 9.20

Alternatively

$$I_C = \frac{V_{CC} - V_{BE}}{R_B / \beta + R_C} = \frac{20 \text{V} - 0.7 \text{V}}{100 \text{ k}\Omega / 100 + 1 \text{ k}\Omega} = \frac{19.3 \text{V}}{2 \text{ k}\Omega} = 9.65 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C = 20 \text{V} - 9.65 \text{ mA} \times 1 \text{ k}\Omega = 10.35 \text{V}$$

A very slight difference in the values is due to manipulation of calculations.

Example 9.15. (i) It is required to set the operating point by biasing with collector feedback resistor at $I_C = 1$ mA, $V_{CE} = 8$ V. If $\beta = 100$, $V_{CC} = 12$ V, $V_{BE} = 0.3$ V, how will you do it?

(ii) What will be the new operating point if $\beta = 50$, all other circuit values remaining the same ?

Solution.
$$V_{CC} = 12\text{V}, V_{CE} = 8\text{V}, I_{C} = 1\text{mA}$$

 $\beta = 100, V_{BE} = 0.3\text{V}$

(i) To obtain the required operating point, we should find the value of R_B . Now, collector load is

$$R_C = \frac{V_{CC} - V_{CE}}{I_C} = \frac{(12 - 8) \text{ V}}{1 \text{ mA}} = 4 \text{ k}\Omega$$
Also $I_B = \frac{I_C}{\beta} = \frac{1 \text{ mA}}{100} = 0.01 \text{ mA}$
Using the relation, $R_B = \frac{V_{CC} - V_{BE} - \beta I_B R_C}{I_B}$

$$= \frac{12 - 0.3 - 100 \times 0.01 \times 4}{0.01} = 770 \text{ k}\Omega$$

(ii) Now $\beta = 50$, and other circuit values remain the same

$$V_{CC} = V_{BE} + I_B R_B + \beta I_B R_C$$
or
$$12 = 0.3 + I_B (R_B + \beta R_C)$$
or
$$11.7 = I_B (770 + 50 \times 4)$$
or
$$I_B = \frac{11.7 \text{ V}}{970 \text{ k}\Omega} = 0.012 \text{ mA}$$

$$\therefore \text{ Collector current, } I_C = \beta I_B = 50 \times 0.012 = 0.6 \text{ mA}$$

$$\therefore \qquad \text{Collector current, } I_C = \beta I_B = 50 \times 0.012 = 0.6 \text{ mA}$$

- $V_{CE} = V_{CC} I_C R_C = 12 0.6 \text{ mA} \times 4 \text{ k}\Omega = 9.6 \text{ V}$ Collector-emitter voltage,
- New operating point is 9.6 V, 0.6 mA.

Comments. It may be seen that operating point is changed when a new transistor with lesser β is used. Therefore, biasing with collector feedback resistor does not provide very good stabilisation. It may be noted, however, that change in operating point is less than that of base resistor method.

Example 9.16. It is desired to set the operating point at 2V, 1mA by biasing a silicon transistor with collector feedback resistor R_R . If $\beta = 100$, find the value of R_R .

Solution.

For a silicon transistor,

$$V_{BE} = 0.7 \text{ V}$$

$$I_{B} = \frac{I_{C}}{\beta} = 1/100 = 0.01 \text{ mA}$$
Now
$$V_{CE} = V_{BE} + V_{CB}$$
or
$$2 = 0.7 + V_{CB}$$

$$V_{CB} = 2 - 0.7 = 1.3 \text{ V}$$

$$R_{B} = \frac{V_{CB}}{I_{B}} = \frac{1.3 \text{V}}{0.01 \text{ mA}} = 130 \text{ k}\Omega$$




Fig. 9.21

Example 9.17. Find the Q-point values (I_C and V_{CE}) for the collector feedback bias circuit shown in Fig. 9.22.

Solution. Fig. 9.22 shows the currents in the three resistors $(R_C, R_B \text{ and } R_E)$ in the circuit. By following the path through V_{CC} , R_C , R_B , V_{BE} and R_E and applying Kirchhoff's voltage law, we have,

$$V_{CC} - (I_C + I_B) R_C - I_B R_B - V_{BE} - I_E R_E = 0$$

Now
$$I_B + I_C \simeq I_C$$
; $I_E \simeq I_C$ and $I_B = \frac{I_C}{\beta}$

$$V_{CC} - I_C R_C - \frac{I_C}{\beta} R_B - V_{BE} - I_C R_E = 0$$
or $I_C (R_E + \frac{R_B}{\beta} + R_C) = V_{CC} - V_{BE}$

$$I_C = \frac{V_{CC} - V_{BE}}{R_E + R_B / \beta + R_C}$$
Putting the given circuit values, we have,
$$I_C = \frac{12V - 0.7V}{1 \text{ k}\Omega + 400 \text{ k}\Omega / 100 + 4 \text{ k}\Omega}$$

$$= \frac{11.3V}{9 \text{ k}\Omega} = 1.26 \text{ mA}$$

Fig. 9.22

= 12V - 6.3V = 5.7VThe operating point is **5.7V**, **1.26 mA**.

 $V_{CE} = V_{CC} - I_C (R_C + R_E)$

Example 9.18. Find the d.c. bias values for the collector-feedback biasing circuit shown in Fig. 9.23. How does the circuit maintain a stable Q point against temperature variations?

Solution. The collector current is

$$I_C = \frac{V_{CC} - V_{BE}}{R_E + R_B / \beta + R_C}$$

$$= \frac{10V - 0.7V}{0 + 100 \text{ k}\Omega/100 + 10 \text{ k}\Omega}$$

$$= \frac{9.3V}{11 \text{ k}\Omega} = 0.845 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C$$

$$= 10V - 0.845 \text{ mA} \times 10 \text{ k}\Omega$$

$$= 10V - 8.45 V = 1.55V$$

 $= 12V - 1.26 \text{ mA} (4k\Omega + 1 k\Omega)$

.. Operating point is 1.55V, 0.845 mA.

Stability of Q-point. We know that β varies directly with temperature and V_{BE} varies inversely with temperature. As the temperature goes up, β goes up and V_{BE} goes down. The increase in β in-




Fig. 9.23

creases I_C (= βI_B). The decrease in V_{BE} increases I_B which in turn increases I_C . As I_C tries to increase, the voltage drop across R_C (= I_C R_C) also tries to increases. This tends to reduce collector voltage V_C (See Fig. 9.23) and, therefore, the voltage across R_B . The reduced voltage across R_B reduces I_B and offsets the attempted increase in I_C and attempted decrease in V_C . The result is that the collector-feedback circuit maintains a stable Q-point. The reverse action occurs when the temperature decreases.

9.12 Voltage Divider Bias Method

This is the most widely used method of providing biasing and stabilisation to a transistor. In this method, two resistances R_1 and R_2 are connected across the supply voltage V_{CC} (See Fig. 9.24) and provide biasing. The emitter resistance R_E provides stabilisation. The name "voltage divider" comes from the voltage divider formed by R_1 and R_2 . The voltage drop across R_2 forward biases the base-

emitter junction. This causes the base current and hence collector current flow in the zero signal conditions.




Fig. 9.24

Circuit analysis. Suppose that the current flowing through resistance R_1 is I_1 . As base current I_B is very small, therefore, it can be assumed with reasonable accuracy that current flowing through R_2 is also I_1 .

(i) Collector current I_C :

$$I_1 = \frac{V_{CC}}{R_1 + R_2}$$

 \therefore Voltage across resistance R_2 is

$$V_2 = \left(\frac{V_{CC}}{R_1 + R_2}\right) R_2$$

Applying Kirchhoff's voltage law to the base circuit of Fig. 9.24,

$$V_2 = V_{BE} + V_E$$
 or
$$V_2 = V_{BE} + I_E R_E$$
 or
$$I_E = \frac{V_2 - V_{BE}}{R_E}$$
 Since
$$I_E \simeq I_C$$

$$\therefore I_C = \frac{V_2 - V_{BE}}{R_E}$$
 ...(i)

It is clear from exp. (i) above that I_C does not at all depend upon β . Though I_C depends upon V_{BE} but in practice $V_2 >> V_{BE}$ so that I_C is practically independent of V_{BE} . Thus I_C in this circuit is almost independent of transistor parameters and hence good stabilisation is ensured. It is due to this reason that potential divider bias has become universal method for providing transistor biasing.

(ii) Collector-emitter voltage V_{CE} . Applying Kirchhoff's voltage law to the collector side,

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

$$= I_C R_C + V_{CE} + I_C R_E$$

$$= I_C (R_C + R_E) + V_{CE}$$

$$\therefore V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$(\because I_E \simeq I_C)$$

$$V_{CE} \simeq I_C (R_C + R_E)$$

Stabilisation. In this circuit, excellent stabilisation is provided by R_E . Consideration of eq. (i) reveals this fact.

$$V_2 = V_{BE} + I_C R_E$$

Suppose the collector current I_C increases due to rise in temperature. This will cause the voltage drop across emitter resistance R_E to increase. As voltage drop across R_2 (i.e. V_2) is *independent of I_C , therefore, V_{BE} decreases. This in turn causes I_B to decrease. The reduced value of I_B tends to restore I_C to the original value.


Stability factor. It can be shown mathematically (See Art. 9.13) that stability factor of the circuit is given by:

Stability factor,
$$S = \frac{(\beta + 1) (R_0 + R_E)}{R_0 + R_E + \beta R_E}$$

$$= (\beta + 1) \times \frac{1 + \frac{R_0}{R_E}}{\beta + 1 + \frac{R_0}{R_E}}$$
where $R_0 = \frac{R_1}{R_1 + R_0}$

If the ratio R_0/R_E is very small, then R_0/R_E can be neglected as compared to 1 and the stability factor becomes:

Stability factor =
$$(\beta + 1) \times \frac{1}{\beta + 1} = 1$$



This is the smallest possible value of S and leads to the maximum possible thermal stability. Due to design **considerations, R_0 / R_E has a value that cannot be neglected as compared to 1. In actual practice, the circuit may have stability factor around 10.

Example 9.19. Fig. 9.25 (i) shows the voltage divider bias method. Draw the d.c. load line and determine the operating point. Assume the transistor to be of silicon.

Solution.

d.c. load line. The collector-emitter voltage V_{CE} is given by :


$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

When $I_C = 0$, $V_{CE} = V_{CC} = 15$ V. This locates the first point B(OB = 15V) of the load line on the collector-emitter voltage axis.

When
$$V_{CE} = 0$$
, $I_C = \frac{V_{CC}}{R_C + R_E} = \frac{15 \text{ V}}{(1+2) \text{ k}\Omega} = 5 \text{ mA}$

This locates the second point A (OA = 5 mA) of the load line on the collector current axis. By joining points A and B, the d.c. load line AB is constructed as shown in Fig. 9.25 (ii).

- * Voltage drop across $R_2 = \left(\frac{V_{CC}}{R_1 + R_2}\right) R_2$
- Low value of R_0 can be obtained by making R_2 very small. But with low value of R_2 , current drawn from V_{CC} will be large. This puts restrictions on the choice of R_0 . Increasing the value of R_E requires greater V_{CC} in order to maintain the same value of zero signal collector current. Therefore, the ratio R_0/R_E cannot be made very small from design point of view.






Fig. 9.25

Operating point. For silicon transistor,

$$V_{RE} = 0.7 \text{ V}$$

Voltage across 5 k Ω is

$$V_2 = \frac{V_{CC}}{10+5} \times 5 = \frac{15 \times 5}{10+5} = 5 \text{ V}$$

$$\therefore \qquad \text{Emitter current, } I_E = \frac{V_2 - V_{BE}}{R_E} = \frac{5 - 0.7}{2 \text{ k}\Omega} = \frac{4.3 \text{ V}}{2 \text{ k}\Omega} = 2.15 \text{ mA}$$

.. Collector current is

$$I_C \simeq I_F = 2.15 \text{ mA}$$

Collector-emitter voltage,
$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

= 15 - 2.15 mA × 3 k Ω = 15 - 6.45 = 8.55 V

.. Operating point is 8.55 V, 2.15 mA.

Fig.9.25 (ii) shows the operating point Q on the load line. Its co-ordinates are $I_C = 2.15$ mA, $V_{CE} = 8.55$ V.

Example 9.20. Determine the operating point of the circuit shown in the previous problem by using Thevenin's theorem.

Solution. The circuit is redrawn and shown in Fig. 9.26 (i) for facility of reference. The d.c. circuit to the left of base terminal B can be replaced by Thevenin's equivalent circuit shown in Fig. 9.26 (ii). Looking to the left from the base terminal B [See Fig. 9.26 (i)], Thevenin's equivalent voltage E_0 is given by:

$$E_0 = \left(\frac{V_{CC}}{R_1 + R_2}\right) R_2 = \left(\frac{15}{10 + 5}\right) \times 5 = 5 \text{ V}$$

Again looking to the left from the base terminal B [See Fig. 9.26 (i)], Thevenin's equivalent resistance R_0 is given by :

$$R_0 = \frac{R_1 R_2}{R_1 + R_2}$$

Fig. 9.26 (ii) shows the replacement of bias portion of the circuit of Fig. 9.26 (i) by its Thevenin's equivalent.




Fig. 9.26

Referring to Fig. 9.26 (ii), we have,

$$\begin{split} E_0 &= I_B R_0 + V_{BE} + I_E R_E = I_B R_0 + V_{BE} + I_C R_E \\ &= I_B R_0 + V_{BE} + \beta I_B R_E = I_B (R_0 + \beta R_E) + V_{BE} \\ I_B &= \frac{E_0 - V_{BE}}{R_0 + \beta R_E} \end{split}$$

or

$$\therefore \quad \text{Collector current, } I_C = \beta I_B = \frac{\beta (E_0 - V_{BE})}{R_0 + \beta R_E}$$

Dividing the numerator and denominator of R.H.S. by β , we get,

$$I_C = \frac{E_0 - V_{BE}}{\frac{R_0}{R} + R_E}$$

As $*R_0/\beta << R_E$, therefore, R_0/β may be neglected as compared to R_E

$$I_C = \frac{E_0 - V_{BE}}{R_E} = \frac{5 - 0.7}{2 \text{ k}\Omega} = 2.15 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E) = 15 - 2.15 \text{ mA} \times 3 \text{ k} \Omega$$

$$= 15 - 6.45 = 8.55 \text{ V}$$

.. Operating point is 8.55 V, 2.15 mA.

Example 9.21. A transistor uses potential divider method of biasing. $R_1 = 50 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$ and $R_E = 1 \text{k}\Omega$. If $V_{CC} = 12 \text{ V}$, find:

- (i) the value of I_C ; given $V_{BE} = 0.1V$
- (ii) the value of I_C ; given $V_{BE} = 0.3V$. Comment on the result.

(*i*) When $V_{BE} = 0.1 \text{ V}$,

$$R_1 = 50 \text{ k}\Omega, \ R_2 = 10 \text{ k}\Omega, R_E = 1 \text{ k}\Omega, V_{CC} = 12 \text{ V}$$

Voltage across
$$R_2$$
, $V_2 = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{10}{50 + 10} \times 12 = 2 \text{ V}$

$$\therefore \qquad \text{Collector current, } I_C = \frac{V_2 - V_{BE}}{R_E} = \frac{2 - 0.1}{1 \text{ k}\Omega} = 1.9 \text{ mA}$$

^{*} In fact, this condition means that I_B is very small as compared to I_1 , the current flowing through R_1 and R_2 .

(ii) When
$$V_{BE} = 0.3 \text{ V}$$
,

Collector current,
$$I_C = \frac{V_2 - V_{BE}}{R_E} = \frac{2 - 0.3}{1 \text{ k}\Omega} = 1.7 \text{ mA}$$

Comments. From the above example, it is clear that although V_{BE} varies by 300%, the value of I_C changes only by nearly 10%. This explains that in this method, I_C is almost independent of transistor parameter variations.

Example 9.22. Calculate the emitter current in the voltage divider circuit shown in Fig. 9.27. Also find the value of V_{CE} and collector potential V_{C} .




Fig. 9.27

Solution.

Voltage across
$$R_2$$
, $V_2 = \left(\frac{V_{CC}}{R_1 + R_2}\right) R_2 = \left(\frac{20}{10 + 10}\right) 10 = 10 \text{ V}$
Now $V_2 = V_{BE} + I_E R_E$

As V_{RE} is generally small, therefore, it can be neglected.

$$\begin{array}{lll} :: & I_E &=& \frac{V_2}{R_E} = \frac{10 \, \text{V}}{5 \, \text{k} \Omega} = 2 \, \text{mA} \\ & \text{Now} & I_C \! \simeq \! I_E = 2 \, \text{mA} \\ :: & V_{CE} = V_{CC} \! - \! I_C (R_C \! + \! R_E) = 20 - 2 \, \text{mA} \, (6 \, \text{k} \Omega) \\ & = 20 - 12 = 8 \, \text{V} \\ & \text{Collector potential, } V_C \! = V_{CC} \! - \! I_C R_C = 20 - 2 \, \text{mA} \times 1 \, \text{k} \Omega \\ & = 20 - 2 = 18 \, \text{V} \end{array}$$

9.13 Stability Factor For Potential Divider Bias

We have already seen (See example 9.20) how to replace the potential divider circuit of potential divider bias by Thevenin's equivalent circuit. The resulting potential divider bias circuit is redrawn in Fig. 9.28 in order to find the stability factor *S* for this biasing circuit. Referring to Fig. 9.28 and applying Kirchhoff's voltage law to the base circuit, we have,

$$\begin{split} E_{0} - I_{B} \, R_{0} - V_{BE} - I_{E} \, R_{E} &= 0 \\ E_{0} \, = \, I_{B} \, R_{0} + V_{BE} + (I_{B} + I_{C}) \, R_{E} \end{split}$$

Considering $V_{\it BE}$ to be constant and differentiating the above equation w.r.t. $I_{\it C}$, we have,

$$0 = R_0 \frac{dI_B}{dI_C} + 0 + R_E \frac{dI_B}{dI_C} + R_E$$

or
$$0 = \frac{dI_B}{dI_C} (R_0 + R_E) + R_E$$

$$\therefore \frac{dI_B}{dI_C} = \frac{-R_E}{R_0 + R_E} \qquad \dots (i)$$




Fig. 9.28

The general expression for stability factor is

Stability factor,
$$S = \frac{\beta + 1}{1 - \beta \frac{dI_B}{dI_C}}$$

Putting the value of dI_B/dI_C from eq. (i) into the expression for S, we have,

$$S = \frac{\beta + 1}{1 - \beta \frac{-R_E}{R_0 + R_E}} = \frac{\beta + 1}{1 + \left(\frac{\beta R_E}{R_0 + R_E}\right)}$$

$$= \frac{(\beta + 1) (R_0 + R_E)}{R_0 + R_E + \beta R_E} = \frac{(\beta + 1) (R_0 + R_E)}{R_0 + R_E (\beta + 1)}$$

$$S = (\beta + 1) \times \frac{R_0 + R_E}{R_E (\beta + 1) + R_0}$$

Dividing the numerator and denominator of R.H.S. of the above equation by R_F , we have,

$$S = (\beta + 1) \times \frac{1 + R_0 / R_E}{\beta + 1 + R_0 / R_E}$$
 ...(ii)

Eq. (ii) gives the formula for the stability factor S for the potential divider bias circuit. The following points may be noted carefully:

(i) For greater thermal stability, the value of S should be small. This can be achieved by making R_0/R_E small. If R_0/R_E is made very small, then it can be neglected as compared to 1.

$$\therefore S = (\beta + 1) \times \frac{1}{\beta + 1} = 1$$


This is the ideal value of S and leads to the maximum thermal stability.

(ii) The ratio ${}^*R_0/R_E$ can be made very small by decreasing R_0 and increasing R_E . Low value of

* Remember,
$$R_0$$
 = Thevenin's equivalent resistance = $\frac{R_1 R_2}{R_1 + R_2}$

 R_0 can be obtained by making R_2 very small. But with low value of R_2 , current drawn from V_{CC} will be large. This puts restriction on the choice of R_0 . Increasing the value of R_E requires greater V_{CC} in order to maintain the same zero signal collector current. Due to these limitations, a compromise is made in the selection of the values of R_0 and R_E . Generally, these values are so selected that $S \simeq 10$.

Example 9.23. For the circuit shown in Fig. 9.29 (i), find the operating point. What is the stability factor of the circuit? Given that $\beta = 50$ and $V_{RF} = 0.7V$.



Solution. Fig. 9.29 (*i*) shows the circuit of potential divider bias whereas Fig. 9.29 (*ii*) shows it with potential divider circuit replaced by Thevenin's equivalent circuit.

$$E_0 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{12 \text{V}}{150 \text{ k}\Omega + 100 \text{ k}\Omega} \times 100 \text{ k}\Omega = 4.8 \text{V}$$

$$R_0 = \frac{R_1}{R_1 + R_2} = \frac{150 \text{ k}\Omega \times 100 \text{ k}\Omega}{150 \text{ k}\Omega + 100 \text{ k}\Omega} = 60 \text{ k}\Omega$$

$$\therefore I_B = \frac{E_0 - V_{BE}}{R_0 + \beta R_E} \qquad \text{(See Ex. 9.20)}$$

$$= \frac{4.8 \text{V} - 0.7 \text{V}}{60 \text{ k}\Omega + 50 \times 2.2 \text{ k}\Omega} = \frac{4.1 \text{V}}{170 \text{ k}\Omega} = 0.024 \text{ mA}$$

$$\text{Now} \qquad I_C = \beta I_B = 50 \times 0.024 = 1.2 \text{ mA}$$

$$\therefore V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$= 12 \text{V} - 1.2 \text{mA} (4.7 \text{ k}\Omega + 2.2 \text{ k}\Omega) = 3.72 \text{V}$$

 \therefore Operating point is 3.72V, 1.2 mA.

Now
$$\frac{R_0}{R_E} = \frac{60 \text{ k}\Omega}{2.2 \text{ k}\Omega} = 27.3$$

$$\therefore \text{ Stability factor, } S = (\beta + 1) \times \frac{1 + R_0 / R_E}{\beta + 1 + R_0 / R_E}$$
$$= (50 + 1) \times \frac{1 + 27.3}{50 + 1 + 27.3} = 18.4$$

Note. We can also find the value of I_C and V_{CE} (See Art. 9.12) as under:

$$I_C = \frac{V_2 - V_{BE}}{R_E}$$
 where $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2$

and

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

However, by replacing the potential divider circuit by Thevenin's equivalent circuit, the expression for I_C can be found more accurately. If not mentioned in the problem, any one of the two methods can be used to obtain the solution.

Example 9.24. The circuit shown in Fig. 9.30 (i) uses silicon transistor having $\beta = 100$. Find the operating point and stability factor.




Fig 9.30

Solution. Fig. 9.30 (i) shows the circuit of potential divider bias whereas Fig. 9.30 (ii) shows it with potential divider circuit replaced by Thevenin's equivalent circuit.

$$E_0 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{15\text{V}}{6 \text{ k}\Omega + 3 \text{ k}\Omega} \times 3 \text{ k}\Omega = \frac{15\text{V}}{9 \text{ k}\Omega} \times 3 \text{ k}\Omega = 5\text{V}$$

$$R_0 = \frac{R_1 R_2}{R_1 + R_2} = \frac{6 \text{ k}\Omega \times 3 \text{ k}\Omega}{6 \text{ k}\Omega + 3 \text{ k}\Omega} = 2 \text{ k}\Omega$$

$$I_B = \frac{E_0 - V_{BE}}{R_0 + \beta R_E}$$

$$= \frac{5\text{V} - 0.7\text{V}}{2 \text{ k}\Omega + 100 \times 1 \text{k}\Omega} = \frac{4.3\text{V}}{102 \text{ k}\Omega} = 0.042\text{mA}$$

$$\therefore \qquad I_C = \beta I_B = 100 \times 0.042 = 4.2 \text{ mA}$$
and
$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$= 15\text{V} - 4.2\text{mA} (470\Omega + 1 \text{ k}\Omega) = 8.83\text{V}$$

$$\therefore \text{ Operating point is } 8.83\text{V}; 4.2 \text{ mA}.$$

Now

$$\therefore \text{ Stability factor, } S = (\beta + 1) \times \frac{1 + R_0 / R_E}{\beta + 1 + R_0 / R_E}$$

$$= (100 + 1) \times \frac{1 + 2}{100 + 1 + 2} = 2.94$$

 $R_0/R_E = 2 \text{ k}\Omega / 1 \text{ k}\Omega = 2$

9.14 Design of Transistor Biasing Circuits

(For low powered transistors)

In practice, the following steps are taken to design transistor biasing and stabilisation circuits:

- Step 1. It is a common practice to take $R_E = 500 1000\Omega$. Greater the value of R_E , better is the stabilisation. However, if R_E is very large, higher voltage drop across it leaves reduced voltage drop across the collector load. Consequently, the output is decreased. Therefore, a compromise has to be made in the selection of the value of R_E .
- **Step 2.** The zero signal current I_C is chosen according to the signal swing. However, in the initial stages of most transistor amplifiers, zero signal $I_C = 1 \text{mA}$ is sufficient. The major advantages of selecting this value are :
 - (i) The output impedance of a transistor is very high at 1mA. This increases the voltage gain.
 - (ii) There is little danger of overheating as 1mA is quite a small collector current.

It may be noted here that working the transistor below zero signal $I_C = 1$ mA is not advisable because of strongly non-linear transistor characteristics.

- **Step 3.** The values of resistances R_1 and R_2 are so selected that current I_1 flowing through R_1 and R_2 is at least 10 times I_B i.e. $I_1 \ge 10$ I_B . When this condition is satisfied, good stabilisation is achieved.
- Step 4. The zero signal I_C should be a little more (say 20%) than the maximum collector current swing due to signal. For example, if collector current change is expected to be 3mA due to signal, then select zero signal $I_C \simeq 3.5$ mA. It is important to note this point. Selecting zero signal I_C below this value may cut off a part of negative half-cycle of a signal. On the other hand, selecting a value much above this value (say 15mA) may unnecessarily overheat the transistor, resulting in wastage of battery power. Moreover, a higher zero signal I_C will reduce the value of R_C (for same V_{CC}), resulting in reduced voltage gain.

Example 9.25. In the circuit shown in Fig. 9.31, the operating point is chosen such that $I_C = 2mA$, $V_{CE} = 3V$. If $R_C = 2.2 \text{ k}\Omega$, $V_{CC} = 9V$ and $\beta = 50$, determine the values of R_1 , R_2 and R_E . Take $V_{BE} = 0.3V$ and $I_1 = 10I_B$.

Solution.
$$R_C = 2.2 \text{ k}\Omega, \quad V_{CC} = 9 \text{ V}, \qquad \beta = 50$$

 $V_{BE} = 0.3 \text{ V}, \qquad I_1 = 10 I_B$

As I_B is very small as compared to I_1 , therefore, we can assume with reasonable accuracy that I_1 flowing through R_1 also flows through R_2 .

Base current,
$$I_B = \frac{I_C}{\beta} = \frac{2 mA}{50} = 0.04 \text{ mA}$$

Current through $R_1 \& R_2$ is

$$I_1 = 10 I_B = 10 \times 0.04 = 0.4 \text{ mA}$$

Now
$$I_1 = \frac{V_{CC}}{R_1 + R_2}$$

$$R_1 + R_2 = \frac{V_{CC}}{I_1} = \frac{9 \text{ V}}{0.4 \text{ mA}} = 22.5 \text{ kΩ}$$




Fig. 9.31

Applying Kirchhoff's voltage law to the collector side of the circuit, we get,

$$V_{CC} = I_C R_C + V_{CE} + I_E R_E$$

or
$$V_{CC} = I_C R_C + V_{CE} + I_C R_E$$

$$(\because I_C \simeq I_E)$$
 or
$$9 = 2 \text{ mA} \times 2.2 \text{ k}\Omega + 3 + 2 \text{ mA} \times R_E$$

$$\therefore R_E = \frac{9 - 4.4 - 3}{2} = 0.8 \text{ k}\Omega = 800 \Omega$$

Voltage across
$$R_2$$
, $V_2 = V_{BE} + V_E = 0.3 + 2 \text{ mA} \times 0.8 \text{ k}\Omega$
= 0.3 + 1.6 = 1.9 V

... Resistance
$$R_2 = V_2/I_1 = 1.9 \text{ V}/0.4 \text{ mA} = 4.75 \text{ k}Ω$$
 and $R_1 = 22.5 - 4.75 = 17.75 \text{ k}Ω$

Example 9.26. An npn transistor circuit (See Fig. 9.32) has $\alpha = 0.985$ and $V_{BF} = 0.3V$. If $V_{CC} =$ 16V, calculate R_1 and R_C to place Q point at $I_C = 2mA$, $V_{CE} = 6$ volts.

Solution.
$$\alpha = 0.985$$
, $V_{BE} = 0.3 \text{ V}$, $V_{CC} = 16 \text{ V}$

$$\beta = \frac{\alpha}{1 - \alpha} = \frac{0.985}{1 - 0.985} = 66$$

Base current,
$$I_B = \frac{I_C}{\beta} = \frac{2 \text{ mA}}{66} = 0.03 \text{ mA}$$

Voltage across
$$R_2$$
, $V_2 = V_{BE} + V_E = 0.3 + 2 \text{ mA} \times 2 \text{ k}\Omega$
= 4.3 V

.. Voltage across
$$R_1 = V_{CC} - V_2 = 16 - 4.3 = 11.7 \text{ V}$$

Current through $R_1 \& R_2$ is

$$I_1 = \frac{V_2}{R_2} = \frac{4.3 \text{ V}}{20 \text{ k}\Omega} = 0.215 \text{ mA}$$


$$\therefore \text{ Resistance } R_1 = \frac{\text{Voltage across } R_1}{I_1} = \frac{11.7 \text{ V}}{0.215 \text{ mA}}$$
$$= 54.4 \text{ k}\Omega$$

Assume the transistor to be of silicon and $\beta = 100$.

Voltage across
$$R_C = V_{CC} - V_{CE} - V_E$$

= $16 - 6 - 2 \times 2 = 6 \text{ V}$

$$\therefore \text{ Collector resistance, } R_C = \frac{\text{Voltage across } R_C}{I_C} = \frac{6 \text{ V}}{2 \text{ mA}} = 3 \text{ kΩ}$$



Solution. In order to obtain accurate value of emitter current I_E , we shall replace the bias portion of the circuit shown in Fig. 9.33 (i) by its Thevenin's equivalent. Fig. 9.33 (ii) shows the desired circuit. Looking from the base terminal B to the left, Thevenin's voltage E_0 is given by :

Example 9.27. Calculate the exact value of emitter current in the circuit shown in Fig. 9.33 (i).

$$E_0 = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{5}{10 + 5} \times 15 = 5 \text{ V}$$

Again looking from the base terminal B to the left, Thevenin's resistance R_0 is given by;




Fig. 9.32




Fig. 9.33

$$R_0 = \frac{R_1 R_2}{R_1 + R_2} = \frac{10 \times 5}{10 + 5} = \frac{50}{15} = 3.3 \text{ k}\Omega$$

Applying Kirchhoff's voltage law to the base-emitter loop [See Fig. 9.33 (ii)],

$$E_0 = I_B R_0 + V_{BE} + I_E R_E$$

Since $I_E \simeq I_C$, therefore, $I_B = I_E/\beta$.

$$E_{0} = \frac{I_{E}}{\beta} R_{0} + V_{BE} + I_{E}R_{E}$$

$$= I_{E} \left(\frac{R_{0}}{\beta} + R_{E}\right) + V_{BE}$$

$$\therefore I_{E} = \frac{E_{0} - V_{BE}}{\frac{R_{0}}{\beta} + R_{E}} = \frac{5 - 0.7}{\frac{3.3}{100} + 2} \qquad \text{(For Si transistor, } V_{BE} = 0.7\text{V)}$$

$$= \frac{4.3 \text{ V}}{2.033 \text{ k/O}} = 2.11 \text{ mA}$$

Example 9.28. The potential divider circuit shown in Fig. 9.34 has the values as follows: $I_E=2\text{mA},~I_B=50\mu\text{A},~V_{BE}=0.2\text{V},~R_E=1\text{k}\Omega,~R_2=10~\text{k}\Omega$ and $V_{CC}=10\text{V}.$ Find the value of R_L

Solution. In this problem, we shall consider that currents through R_1 and R_2 are different, although in practice this difference is very small.

Voltage across
$$R_2$$
, $V_2 = V_{BE} + I_E R_E = 0.2 + 2 \text{ mA} \times 1 \text{ k}\Omega$
 $= 0.2 + 2 = 2.2 \text{ V}$
Current through R_2 , $I_2 = \frac{V_2}{R_2} = \frac{2.2 \text{ V}}{10 \text{ k}\Omega} = 0.22 \text{ mA}$
Current through R_1 , $I_1 = I_2 + I_B = 0.22 + 0.05 = 0.27 \text{ mA}$
Voltage across R_1 , $V_1 = V_{CC} - V_2 = 10 - 2.2 = 7.8 \text{ V}$
 \therefore $R_1 = \frac{V_1}{I_1} = \frac{7.8 \text{ V}}{0.27 \text{ mA}} = 28.89 \text{ k}\Omega$




Fig. 9.34

Example 9.29. Fig. 9.35 shows the potential divider method of biasing. What will happen if

- (i) resistance R_2 is shorted
- (ii) resistance R_2 is open-circuited
- (iii) resistance R₁ is shorted
- (iv) resistance R_1 is open?

Solution. (i) If resistance R_2 is shorted, the base will be grounded. It will be left without forward bias and the transistor will be cut off i.e., output will be zero.

- (ii) If resistance R_2 is open, the forward bias will be very high. The collector current will be very high while collector-emitter voltage will be very low.
- (iii) If resistance R_1 is shorted, the transistor will be in saturation due to excessive forward bias. The base will be at V_{CC} and emitter will be only slightly below V_{CC} .
- (iv) If R_1 is open, the transistor will be without forward bias. Hence the transistor will be cut off i.e. output will be zero.




Fig. 9.35




Fig. 9.36


9.15 Mid-Point Biasing

When an amplifier circuit is so designed that operating point Q lies at the centre of d.c. load line, the amplifier is said to be *midpoint biased*. When the amplifier is mid-point biased, the Q-point provides values of I_C and V_{CE} that are one-half of their maximum possible values. This is illustrated in Fig. 9.36. Since the Q-point is centred on the load line;

$$I_C = \frac{1}{2} I_{C (max)} ; V_{CE} = \frac{V_{CC}}{2}$$

When a transistor is used as an amplifier, it is always designed for mid point bias. The reason is that midpoint biasing allows optimum operation of the amplifier. In other words, midpoint biasing provides the largest possible output. This point is illustrated in Fig. 9.37 where *Q*-point is centred on the load line.

When an ac signal is applied to the base of the transistor, collector current and collector-emitter voltage will both vary around their Q-point values. Since Q-point is centred, I_C and V_{CE} can both make the maximum possible transitions above and below their initial dc values. If Q-point is located above centre on the load line, the input may cause the transistor to saturate. As a result, a part of the output wave will be clipped off. Similarly, if Q-point is below midpoint on the load line, the input may cause the transistor to go into cut off. This can also cause a portion of the output to be clipped. It follows, therefore, that midpoint biased amplifier circuit allows the best possible ac operation of the circuit.



Mid-point biasing




Fig. 9.37

Example 9.30. Determine whether or not the circuit shown in Fig. 9.38 (i) is midpoint biased. **Solution.** Let us first construct the dc load line.

$$I_{C(max)} = \frac{V_{CC}}{R_C} = \frac{8 \text{ V}}{2 \text{ k}\Omega} = 4 \text{ mA}$$

This locates the point A (OA = 4 mA) of the dc load line.

$$V_{CE(max)} = V_{CC} = 8 \text{ V}$$

This locates the point B(OB = 8V) of the dc load line. By joining these two points, dc load line AB is constructed [See Fig. 9.38 (ii)].

Operating point. Referring to Fig. 9.38 (i), we have,

$$I_{B} = \frac{V_{CC} - V_{BE}}{R_{B}} = \frac{8 \text{ V} - 0.7 \text{ V}}{360 \text{ k}\Omega} = 20.28 \text{ }\mu\text{A}$$

$$\therefore \qquad I_{C} = \beta I_{B} = 100 (20.28 \text{ }\mu\text{A}) = 2.028 \text{ }m\text{A}$$
Also
$$V_{CE} = V_{CC} - I_{C}R_{C} = 8 \text{ V} - (2.028 \text{ }m\text{A}) (2 \text{ }k\Omega) = 3.94 \text{ V}$$




Fig. 9.38

Since V_{CE} is nearly one-half of V_{CC} , the amplifier circuit is midpoint biased.

Note. We can determine whether or not the circuit is midpoint biased without drawing the dc load line. By definition, a circuit is midpoint biased when the Q-point value of V_{CF} is one-half of V_{CC} . Therefore, all that you have to do is to find the operating point Q of the circuit. If the Q-point value of V_{CE} is one-half of V_{CC} , the circuit is midpoint biased.

Example 9.31. Determine whether or not the circuit shown in Fig. 9.39 is midpoint biased.

Solution. In order to determine whether the circuit is midpoint biased or not, we shall first find the operating point of the circuit.

Voltage across
$$R_2$$
 is

$$V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2$$

= $\frac{10}{12 + 2.7} \times 2.7 = 1.84 \text{ V}$

:. Emitter current is

$$I_E = \frac{V_2 - V_{BE}}{R_E}$$

$$= \frac{1.84 - 0.7}{180} = 6.33 \text{ mA}$$

Collector current is

$$I_C \simeq I_E = 6.33 \text{ mA}$$

Collector-emitter voltage is

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

= 10 - 6.33 (0.62 + 0.18) = **4.94** V

Since Q-point value of V_{CE} is approximately one-half of V_{CC} (= 10 V), the circuit is midpoint biased. Note that answer has been obtained without the use of a dc load line.




Fig. 9.39

9.16 Which Value of β to be used ?

While analysing a biasing circuit, we have to refer to the specification sheet for the transistor to obtain the value of β . Normally, the transistor specification sheet lists a minimum value (β_{min}) and maximum value (β_{max}) of β . In that case, the *geometric average of the two values* should be used.

$$\beta_{av} = \sqrt{\beta_{min} \times \beta_{max}}$$

Note. If only one value of β is listed on the specification sheet, we should then use that value.

Example 9.32. Find the value of I_B for the circuit shown in Fig. 9.40. Given that β has a range of 100 to 400 when $I_C = 10$ mA.

Solution. Voltage across R_2 is

$$V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{10}{1.5 + 0.68} \times 0.68 = 3.12 \text{ V}$$




Fig. 9.40

:. Emitter current,
$$I_E = \frac{V_2 - V_{BE}}{R_E} = \frac{3.12 - 0.7}{0.24} = 10 \text{ mA}$$

$$\therefore$$
 Collector current, $I_C \simeq I_E = 10 \text{ mA}$

It is given that β has a range of 100 to 400 when Q-point value of I_C is 10mA.


$$\beta_{av} = \sqrt{\beta_{min} \times \beta_{max}} = \sqrt{100 \times 400} = 200$$

$$\therefore \qquad \text{Base current, } I_B = \frac{I_E}{\beta + 1} = \frac{10 \text{ mA}}{200 + 1} = 49.75 \text{ } \mu\text{A}$$

9.17 Miscellaneous Bias Circuits

In practice, one may find that bias circuits which do not always confirm to the basic forms considered in this chapter. There may be slight circuit modifications. However, such bias circuits should not pose any problem if the basic approach to transistor biasing is understood. We shall solve a few examples to show how the basic concepts of biasing can be applied to any biasing circuit.

Example 9.33. Calculate the operating point of the circuit shown in Fig. 9.41. Given $\beta = 60$ and $V_{BE} = 0.7V$.



Solution. Such a problem should not pose any difficulty. We are to simply find the d.c. values. Note that capacitors behave as open to d.c. Applying Kirchhoff's voltage law to the path passing through R_B , V_{BE} , R_E and V_{EE} , we have,

$$-I_{B}R_{B} - V_{BE} - I_{E}R_{E} + V_{EE} = 0$$
or
$$V_{EE} = I_{B}R_{B} + V_{BE} + I_{C}R_{E} \quad (\because I_{E} \simeq I_{C})$$
or
$$V_{EE} - V_{BE} = I_{B}R_{B} + \beta I_{B}R_{E} \quad (\because I_{C} = \beta I_{B})$$

$$\therefore I_{B} = \frac{V_{EE} - V_{BE}}{R_{B} + \beta R_{E}}$$

$$= \frac{12V - 0.7V}{120 \text{ k}\Omega + 60 \times 0.510 \text{ k}\Omega} = \frac{11.3V}{150.6 \text{ k}\Omega} = 0.075 \text{ mA}$$
Now
$$I_{C} = \beta I_{B} = 60 \times 0.075 \text{ mA} = 4.5 \text{ mA}$$
and
$$V_{CE} = V_{EE} - I_{C}(R_{C} + R_{E})$$

$$= 12V - 4.5 \text{ mA} (1.5 \text{ k}\Omega + 0.510 \text{ k}\Omega) = 2.96V$$

.. Operating point is 2.96V, 4.5 mA.

Example 9.34. Find the operating point for the circuit shown in Fig. 9.42. Assume $\beta = 45$ and $V_{BE} = 0.7V$.




Fig. 9.42

Solution.


$$V_{EE} = I_B R_B + V_{BE}$$
 or
$$I_B = \frac{V_{EE} - V_{BE}}{R_B} = \frac{(9 - 0.7) \text{ V}}{100 \text{ k}\Omega} = 0.083 \text{ mA}$$

$$\therefore I_C = \beta I_B = 45 \times 0.083 \text{ mA} = 3.73 \text{ mA}$$
 Also
$$V_{EE} = I_C R_C + V_{CE}$$

$$\therefore V_{CE} = V_{EE} - I_C R_C = 9 \text{V} - (3.73 \text{ mA}) (1.2 \text{ k}\Omega) = 4.52 \text{V}$$

.. Operating point is 4.52V, 3.73 mA.

Example 9.35. It is desired to design the biasing circuit of an amplifier in Fig. 9.43 in such a way to have an operating point of 6V, 1 mA. If transistor has $\beta = 150$, find R_E , R_C , R_1 and R_2 . Assume $V_{BE} = 0.7V$.



Solution. We are given V_{CC} , β and the operating point. It is desired to find the component values. For good design, voltage across R_E (i.e., V_E) should be one-tenth of V_{CC} i.e.

$$V_{E} = \frac{V_{CC}}{10} = \frac{16V}{10} = 1.6V$$

$$\therefore R_{E} = \frac{V_{E}}{I_{E}} = \frac{V_{E}}{I_{C}} = \frac{1.6V}{1 \text{ mA}} = 1.6 \text{ k}\Omega$$
Now
$$V_{CC} = I_{C}R_{C} + V_{CE} + V_{E}$$

$$\therefore R_{C} = \frac{V_{CC} - V_{CE} - V_{E}}{I_{C}} = \frac{16 - 6V - 1.6V}{1 \text{ mA}} = 8.4 \text{ k}\Omega$$

$$V_{2} = V_{E} + V_{BE} = 1.6 + 0.7 = 2.3V$$
Now
$$R_{2} = \frac{1}{10} * (\beta R_{E}) = \frac{1}{10} (150 \times 1.6 \text{ k}\Omega) = 24 \text{ k}\Omega$$
Also
$$V_{2} = \frac{V_{CC}}{R_{1} + R_{2}} \times R_{2}$$
or
$$2.3V = \frac{16V}{R_{1} + 24 \text{ k}\Omega} \times 24 \text{ k}\Omega \qquad \therefore R_{1} = 143 \text{ k}\Omega$$

^{*} This relation stems from $I_1 = 10 I_B$.

9.18 Silicon Versus Germanium

Although both silicon and germanium are used in semiconductor devices, the present day trend is to use silicon. The main reasons for this are:

(i) Smaller I_{CBO} . At room temperature, a silicon crystal has fewer free electrons than a germanium crystal. This implies that silicon will have much smaller collector cut off current (I_{CBO}) than that of germanium. In general, with germanium, I_{CBO} is 10 to 100 times greater than with silicon. The typical values of I_{CBO} at 25°C (the figures most often used for normal temperature) for small signal transistors are:

Silicon : $0.01 \mu A$ to $1\mu A$ Germanium : 2 to $15 \mu A$

- (ii) Smaller variation of I_{CBO} with temperature. The variation of I_{CBO} with temperature is less in silicon as compared to germanium. A rough rule of thumb for germanium is that I_{CBO} approximately doubles with each 8 to 10°C rise while in case of silicon, it approximately doubles with each 12°C rise.
- (iii) Greater working temperature. The structure of germanium will be destroyed at a temperature of approximately 100°C. The maximum normal working temperature of germanium is 70°C but silicon can be operated upto 150°C. Therefore, silicon devices are not easily damaged by excess heat.
- (iv) Higher PIV rating. The PIV ratings of silicon diodes are greater than those of germanium diodes. For example, the PIV ratings of silicon diodes are in the neighbourhood of 1000V whereas the PIV ratings of germanium diodes are close to 400V.

The disadvantage of silicon as compared to germanium is that potential barrier of silicon diode (0.7V) is more than that of germanium diode (0.5V). This means that higher bias voltage is required to cause current flow in a silicon diode circuit. This drawback of silicon goes to the background in view of the other advantages of silicon mentioned above. Consequently, the modern trend is to use silicon in semiconductor devices.

Example 9.36. A small signal germanium transistor operating at 25°C has $I_{CBO} = 5 \mu A$, $\beta = 40$ and zero signal collector current = 2mA.

- (i) Find the collector cut- off current i.e. I_{CEO} .
- (ii) Find the percentage change in zero signal collector current if the temperature rises to 55° C. Assume I_{CRO} doubles with every 10° C rise.
- (iii) What will be the percentage change in silicon transistor under the same conditions? Given that I_{CBO} for silicon is $0.1\mu A$ at $25^{\circ}C$ and I_{CBO} doubles for every $10^{\circ}C$ rise.

Solution.

(i)
$$I_{CEO} = (\beta + 1) I_{CBO} = (40 + 1) (5 \mu A) = 205 \mu A = 0.205 mA$$

(ii) Rise in temperature = 55 - 25 = 30°C

Since I_{CBO} doubles for every 10°C rise, the new I_{CBO} in Ge transistor at 55°C will be 8 times that at 25°C *i.e.*

Now
$$I_{CBO} = 8 \times 5 = 40 \,\mu\text{A}$$

$$I_{CEO} = (\beta + 1) \, I_{CBO} = (40 + 1) \, (40 \,\mu\text{A}) = 1640 \,\mu\text{A} = 1.64 \,\text{mA}$$

.. Zero signal collector current at 55°C

$$= 2 + 1.64 = 3.64 \,\mathrm{mA}$$

Percentage change in zero signal collector current

$$= \frac{3.64 - 2}{2} \times 100 = 82 \%$$

i.e., zero signal collector current rises 82% above its original value due to 30°C rise in temperature. (iii) With silicon transistor,

$$I_{CBO} = 0.1 \,\mu\text{A} \text{ at } 25^{\circ}\text{C} \text{ and } \beta = 40$$

 $\therefore I_{CEO} = (\beta + 1) \,I_{CBO} = (40 + 1) \,(0.1 \,\mu\text{A})$

$$= 4.1 \,\mu\text{A} = 0.0041 \,\text{mA}$$

A 30°C rise in temperature would cause I_{CEO} in silicon to increase 8 times.

Now
$$I_{CEO} = 8 \times 0.0041 = 0.0328 \text{ mA}$$

.. Zero signal collector current at 55°C

$$= 2 + 0.0328 = 2.0328 \,\mathrm{mA}$$

Percentage change in zero signal collector current

$$= \frac{2.0328 - 2}{2} \times 100 = 1.6 \%$$

i.e., increase in zero signal collector current is 1.6%.

Comments. The above example shows that change in zero signal collector current with rise in temperature is very small in silicon as compared to germanium. In other words, temperature effects very slightly change the operating point of silicon transistors while they may cause a drastic change in germanium transistors. This is one of the reasons that silicon has become the main semiconductor material in use today.

Example 9.37. A silicon transistor has $I_{CBO} = 0.02\mu A$ at 27°C. The leakage current doubles for every 6°C rise in temperature. Calculate the base current at 57°C when the emitter current is 1mA. Given that $\alpha = 0.99$.

Solution. A 30°C (57 – 27 = 30) rise in temperature would cause I_{CBO} to increase 32 times.

$$\text{At 57°C}, \ I_{CBO} = 32 \times 0.02 = 0.64 \ \mu\text{A} = 0.00064 \ \text{mA}$$
 Now $I_C = \alpha I_E + I_{CBO}$ = 0.99 × 1 + 0.00064 = 0.9906 mA = 0.000 64 mA
 ∴
$$I_B = I_E - I_C = 1 - 0.9906 = 0.0094 \ \text{mA} = \textbf{9.4} \ \mu\text{A}$$

9.19 Instantaneous Current and Voltage Waveforms

It is worthwhile to show instantaneous current and voltage waveforms in an amplifier. Consider a CE amplifier biased by base resistor method as shown in Fig. 9.44. Typical circuit values have been assumed to make the treatment more illustrative. Neglecting V_{BE} , it is clear that zero signal base current $I_B = V_{CC}/R_B = 20 \text{ V/1M}\Omega = 20 \text{ }\mu\text{A}$. The zero signal collector current

 $I_C = \beta I_B = 100 \times 20 \ \mu A = 2 \text{mA}$. When signal of peak current 10 μA is applied, alternating current is superimposed on the d.c. base current. The collector current and collector-emitter voltage also vary as the signal changes. The instantaneous waveforms of currents and voltages are shown in Fig. 9.45. Note that base current, collector current and collector-emitter voltage waveforms are composed of (i) the d.c. component and (ii) the a.c. wave riding on the d.c.

(i) At $\pi/2$ radians, the base current is composed of 20 μ A d.c. component plus 10 μ A peak a.c. component, adding to 30 μ A i.e $i_B = 20 + 10 = 30 \mu$ A. The corresponding collector current $i_C = 100 \times 30 \mu$ A = 3 mA. The corresponding collector-emitter voltage is

$$v_{CE} = V_{CC} - i_C R_C = 20 \text{ V} - 3 \text{ mA} \times 5 \text{ k}\Omega$$

= 20 V - 15 V = 5 V

Note that as the input signal goes positive, the






Fig. 9.44

collector current increases and collector-emitter voltage decreases. Moreover, during the positive half cycle of the signal (i.e. from 0 to π rad.), the operating point moves from 20 μ A to 20 + 10 = 30 μ A and then back again i.e. operating point follows the path Q to C and back to Q on the load line.



- (ii) During the negative half-cycle of the signal (from π to 2π rad.), the operating point goes from 20 μ A to 20 10 = 10 μ A and then back again *i.e.* the operating point follows the path Q to D and back to Q on the load line.
- (iii) As the operating point moves along the path CD or DC due to the signal, the base current varies continuously. These variations in the base current cause both collector current and collectoremitter voltage to vary.
- (*iv*) Note that when the input signal is maximum positive, the collector-emitter voltage is maximum negative. In other words, input signal voltage and output voltage have a phase difference of 180°. This is an important characteristic of *CE* arrangement.

Example 9.38. What fault is indicated in Fig. 9.46? Explain your answer with reasons.



Solution. Since V_B (*i.e.*, base voltage w.r.t. ground) is zero, it means that there is no path for current in the base circuit. The transistor will be biased off i.e., $I_C = 0$ and $I_E = 0$. Therefore, $V_C = 10 \text{ V}$ (: $I_C R_C = 0$) and $V_E = 0$. The obvious fault is that R_1 is open.

Example 9.39. What fault is indicated in Fig. 9.47? Explain your answer with reasons.

Solution. Based on the values of R_1 , R_2 and V_{CC} , the voltage V_B at the base seems appropriate. In fact it is so as shown below:

Voltage at base,
$$V_B$$
 = Voltage across R_2 = $\frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{10}{18 + 4.7} \times 4.7 = 2.07 \text{ V}$


The fact that $V_C = +10$ V and $V_E \simeq V_B$ reveals that $I_C = 0$ and $I_E = 0$. As a result, I_B drops to zero. The obvious fault is that R_E is open.

9.20 Summary Of Transistor Bias Circuits

In figures below, *npn* transistors are shown. Supply voltage polarities are reversed for *pnp* transistors.


BASE BIAS

EMITTER BIAS



VOLTAGE-DIVIDER BIAS

COLLECTOR-FEEDBACK BIAS



(ii) proper reverse bias

(iv) none of the above

(iii) very small size

MULTIPLE-CHOICE QUESTIONS

1. Transistor biasing represents condi-	8. For faithful amplification by a transistor cir-			
tions.	cuit, the value of V_{CE} should for sili-			
(i) a.c.	con transistor.			
(ii) d.c.	(i) not fall below 1 V			
(iii) both a.c. and d.c.	(ii) be zero			
(<i>iv</i>) none of the above	(iii) be 0.2 V			
2. Transistor biasing is done to keep in	(iv) none of the above			
the circuit.	9. The circuit that provides the best stabilisation			
(i) proper direct current	of operating point is			
(ii) proper alternating current	(i) base resistor bias			
(iii) the base current small	(ii) collector feedback bias			
(iv) collector current small	(iii) potential divider bias			
3. Operating point represents	(<i>iv</i>) none of the above			
(i) values of I_C and V_{CE} when signal is ap-	10. The point of intersection of d.c. and a.c. load			
plied	lines represents			
(ii) the magnitude of signal	(i) operating point (ii) current gain			
(iii) zero signal values of I_C and V_{CE}	(iii) voltage gain (iv) none of the above			
(<i>iv</i>) none of the above	11. An ideal value of stability factor is			
4. If biasing is not done in an amplifier circuit,	(i) 100 (ii) 200			
it results in	(iii) more than 200 (iv) 1			
(i) decrease in base current	12. The zero signal I_C is generally mA in			
(ii) unfaithful amplification	the initial stages of a transistor amplifier.			
(iii) excessive collector bias	(i) 4 (ii) 1			
(<i>iv</i>) none of the above	(iii) 3 (iv) more than 10			
5. Transistor biasing is generally provided by	13. If the maximum collector current due to			
a	signal alone is 3 mA, then zero signal col-			
(i) biasing circuit (ii) bias battery	lector current should be atleast equal to			
(iii) diode (iv) none of the above	(i) 6 mA (ii) 1.5 mA			
6. For faithful amplification by a transistor cir-	(iii) 3 mA (iv) 1 mA			
cuit, the value of V_{BE} should for a sili-	14. The disadvantage of base resistor method of			
con transistor.	transistor biasing is that it			
(i) be zero	(i) is complicated			
(<i>ii</i>) be 0.01 V	(ii) is sensitive to changes in β			
(iii) not fall below 0.7 V	(iii) provides high stability			
(iv) be between 0 V and 0.1 V	(iv) none of the above			
7. For proper operation of the transistor, its col-	15. The biasing circuit has a stability factor of			
lector should have	50. If due to temperature change, I_{CBC}			
(i) proper forward bias	changes by 1 μ A, then I_C will change by			

(i) 100 μA

(iii) 20 μA

(ii) 25 μA

(*iv*) 50 μA

16. For good stabilisation in voltage divider bias,

- the current I_1 flowing through R_1 and R_2 should be equal to or greater than
- (i) $10 I_R$
- (ii) 3 I_R
- (iii) 2 I_R
- (iv) 4 I_B
- 17. The leakage current in a silicon transistor is about the leakage current in a germanium transistor.
 - (i) one hundredth (ii) one tenth
 - (iii) one thousandth (iv) one millionth
- **18.** The operating point is also called the
 - (i) cut off point
 - (ii) quiescent point
 - (iii) saturation point
 - (iv) none of the above
- 19. For proper amplification by a transistor circuit, the operating point should be located at of the d.c. load line.
 - (i) the end point
 - (ii) middle
 - (iii) the maximum current point
 - (iv) none of the above
- **20.** The operating point on the a.c. load line.
 - (i) also lies
- (ii) does not lie
- (iii) may or may not lie
- (iv) data insufficient
- **21.** The disadvantage of voltage divider bias is that it has
 - (i) high stability factor
 - (ii) low base current
 - (iii) many resistors
 - (iv) none of the above
- 22. Thermal runaway occurs when
 - (i) collector is reverse biased
 - (ii) transistor is not biased
 - (iii) emitter is forward biased
 - (iv) junction capacitance is high
- **23.** The purpose of resistance in the emitter circuit of a transistor amplifier is to
 - (i) limit the maximum emitter current
 - (ii) provide base-emitter bias
 - (iii) limit the change in emitter current
 - (iv) none of the above

- **24.** In a transistor amplifier circuit, $V_{CE} = V_{CB} + \dots$
 - (i) V_{BE}
- (ii) 2 V_{RF}
- (iii) 1.5 V_{BE}
- (iv) none of the above
- **25.** The base resistor method is generally used in
 - (i) amplifier circuits
 - (ii) switching circuits
 - (iii) rectifier circuits
 - (iv) none of the above
- **26.** For germanium transistor amplifier, V_{CE} should for faithful amplification.
 - (i) be zero
 - (ii) be 0.2 V
 - (iii) not fall below 0.7 V
 - (iv) none of the above
- 27. In a base resistor method, if the value of β changes by 50, then collector current will change by a factor of
 - (*i*) 25
- (ii) 50
- (iii) 100
- (*iv*) 200
- **28.** The stability factor of a collector feedback bias circuit is that of base resistor bias.
 - (i) the same as
- (ii) more than
- (iii) less than
- (iv) none of the above
- **29.** In the design of a biasing circuit, the value of collector load R_C is determined by
 - (i) V_{CE} consideration
 - (ii) V_{BE} consideration
 - (iii) I_B consideration
 - (iv) none of the above
- **30.** If the value of collector current I_C increases, then value of V_{CE}
 - (i) remains the same
 - (ii) decreases
 - (iii) increases
 - (iv) none of the above
- 31. If the temperature increases, the value of V_{BE}
 - (i) remains the same
 - (ii) is increased
 - (iii) is decreased
 - (iv) none of the above

- **32.** The stabilisation of operating point in potential divider method is provided by
 - (i) R_F consideration
 - (ii) R_C consideration
 - (iii) V_{CC} consideration
 - (iv) none of the above
- 33. The value of V_{RE}
 - (i) depends upon I_C to moderate extent
 - (ii) is almost independent of I_C
 - (iii) is strongly dependent on I_C
 - (iv) none of the above
- **34.** When the temperature changes, the operating point is shifted due to
 - (i) change in I_{CRO}
 - (ii) change in V_{CC}
 - (iii) change in the values of circuit resistances
 - (iv) none of the above
- **35.** The value of stability factor for a base-resistor bias is
 - $(i) \quad R_B(\beta+1)$
- (ii) $(\beta + 1) R_C$
- (iii) $(\beta + 1)$
- (iv) 1 β
- **36.** In a practical biasing circuit, the value of R_E is about

- (i) $10 \text{ k}\Omega$
- (ii) $1 M\Omega$
- (iii) $100 \text{ k}\Omega$
- (iv) 800 Ω
- 37. A silicon transistor is biased with base resistor method. If $\beta = 100$, $V_{BE} = 0.7$ V, zero signal collector current $I_C = 1$ mA and $V_{CC} = 6$ V, what is the value of base resistor R_B ?
 - (i) $105 \text{ k}\Omega$
- (ii) 530 k Ω
- (iii) 315 kΩ
- (iv) none of the above
- **38.** In voltage divider bias, V_{CC} = 25 V; R_1 = 10 k Ω ; R_2 = 2.2 k Ω ; R_C = 3.6 k Ω and R_E = 1 k Ω . What is the emitter voltage?
 - (i) 6.7 V
- (ii) 5.3 V
- (iii) 4.9 V
- (iv) 3.8 V
- **39.** In the above question, what is the collector voltage?
 - (i) 12.3 V
- (ii) 14.8 V
- (iii) 7.6 V
- (iv) 9.7 V
- **40.** In voltage divider bias, operating point is 3 V, 2 mA. If $V_{CC} = 9$ V, $R_C = 2.2$ k Ω , what is the value of R_E ?
 - (i) 2000Ω
- (ii) 1400Ω
- (iii) 800 Ω
- (iv) 1600 Ω

	Answers	to Multiple-C	hoice Question	ns
1. (<i>ii</i>)	2. (<i>i</i>)	3. (<i>iii</i>)	4. (<i>ii</i>)	5. (<i>i</i>)
6. (<i>iii</i>)	7. (ii)	8. (<i>i</i>)	9. (<i>iii</i>)	10. (<i>i</i>)
11. (<i>iv</i>)	12. (ii)	13. (<i>iii</i>)	14. (<i>ii</i>)	15. (<i>iv</i>)
16. (<i>i</i>)	17. (<i>iii</i>)	18. (<i>ii</i>)	19. (<i>ii</i>)	20. (<i>i</i>)
21. (<i>iii</i>)	22. (ii)	23. (<i>iii</i>)	24. (<i>i</i>)	25. (<i>ii</i>)
26. (<i>iii</i>)	27. (ii)	28. (<i>iii</i>)	29. (<i>i</i>)	30. (<i>ii</i>)
31. (<i>iii</i>)	32. (<i>i</i>)	33. (<i>ii</i>)	34. (<i>i</i>)	35. (<i>iii</i>)
36. (<i>iv</i>)	37. (<i>ii</i>)	38. (<i>iv</i>)	39. (<i>i</i>)	40. (<i>iii</i>)

Chapter Review Topics

- 1. What is faithful amplification? Explain the conditions to be fulfilled to achieve faithful amplification in a transistor amplifier.
- 2. What do you understand by transistor biasing? What is its need?
- 3. What do you understand by stabilisation of operating point?
- 4. Mention the essentials of a biasing circuit.
- 5. Describe the various methods used for transistor biasing. State their advantages and disadvantages.
- 6. Describe the potential divider method in detail. How stabilisation of operating point is achieved by this method?

- 7. Mention the steps that are taken to design the transistor biasing and stabilisation circuits.
- **8.** Write short notes on the following:
 - (i) Operating point
- (ii) Stabilisation of operating point

Problems

- 1. An *npn* silicon transistor has $V_{CC} = 5$ V and the collector load $R_C = 2$ k Ω . Find :
 - the maximum collector current that can be allowed during the application of signal for faithful amplification
 - (ii) the minimum zero signal collector current required

[(i) 2mA (ii) 1mA]

- 2. Fig. 9.48 shows biasing with base resistor method. Determine the operating point. Assume the transistor to be of silicon and take $\beta = 100$. [$I_C = 0.93 \text{ mA}, V_{CE} = 17.3V$]
- 3. Fig. 9.49 shows biasing by base resistor method. If it is required to set the operating point at 1mA, 6 V, find the values of R_C and R_B . Given $\beta = 150$, $V_{BE} = 0.3$ V. [$R_C = 3 \text{ k}\Omega$, $R_B = 0.3 \text{ M}\Omega$]




Fig. 9.48




Fig. 9.49

4. A transistor amplifier is biased with feedback resistor R_B of 100 k Ω . If V_{CC} = 25 V, R_C = 1 k Ω and β = 200, find the values of zero signal I_C and V_{CE} . $[I_C$ = 16.2mA, V_{CE} = 8.8V]




Fig. 9.50




Fig. 9.51

- 5. Find the value of I_C for potential divider method if $V_{CC}=9$ V, $R_E=1$ k Ω , $R_1=39$ k Ω , $R_2=10$ k Ω , $R_C=2.7$ k Ω , $V_{BE}=0.15$ V and $\beta=90$. [1.5mA]
- 6. In an RC coupled amplifier, the battery voltage is 16V and collector load $R_C = 4 \, \mathrm{k} \Omega$. It is required to set the operating point at $I_C = 1 \, \mathrm{mA}$, $V_{CE} = 10 \, \mathrm{V}$ by potential divider method. If $V_{BE} = 0.2 \, \mathrm{V}$ and $I_1 = 10 \, I_B$, $\beta = 100$, find the various circuit values.
- 7. In the transistor circuit shown in Fig. 9.50, find the operating point. Assume the transistor to be of silicon. $[I_C = 10.5 \text{mA}, V_{CF} = 7.75 \text{V}]$
- 8. In a transistor circuit shown in Fig. 9.51, find the operating point. Assume silicon transistor is used. $[I_C = 0.365\text{mA}, V_{CE} = 8.9\text{V}]$
- 9. Determine whether or not the circuit shown in Fig. 9.52 is midpoint biased. [Yes]
- 10. What fault is indicated in Fig. 9.53? Give reasons for your answer. $[R_C \text{ is open}]$





Fig. 9.52 Fig. 9.53

- 11. Determine I_B , I_C and V_{CE} for a base-biased transistor circuit with the following values: $\beta = 90$; $V_{CC} = 12\text{V}$; $R_B = 22 \text{ k}\Omega$ and $R_C = 100\Omega$. $[I_B = 514 \text{ } \mu\text{A} \text{ } ; I_C = 46.3 \text{ } \text{mA} \text{ } ; V_{CE} = 7.37\text{V}]$
- 12. The base bias circuit in Fig. 9.54 is subjected to a temperature variation from 0°C to 70°C. The β decreases by 50% at 0°C and increases by 75% at 70°C from its normal value of 110 at 25°C. What are the changes in I_C and V_{CE} over the temperature range of 0°C to 70°C?

$$[I_C = 59.6 \text{ mA}; V_{CE} = 5.96 \text{V}]$$



 $+V_{CC}$ +5V R_{C} $1 \text{ k}\Omega$ R_{E} $22 \text{ k}\Omega$ -5V $-V_{CD}$

Fig. 9.54

Fig. 9.55

- 13. To what value can R_E in Fig. 9.55 be reduced without transistor going into saturation? [639 Ω]
- 14. When can the effect of β be neglected in the emitter bias circuit? [When $R_E >> R_B/\beta$]
- 15. What is the minimum value of β in Fig. 9.56 that makes $R_{in\ (base)} \ge 10\ R_2$? [69.1]
- 16. (i) Determine the base voltage V_B in Fig. 9.57.
 - (ii) If R_E is doubled, what will be the value of V_B ?

[(i) 1.74V (ii) 1.74V]




Fig.9.56




Fig. 9.57

- 17. (i) Find the Q-point values for Fig. 9.57.
 - (ii) Find the minimum power rating of transistor in Fig. 9.57. [(i) 1.41 mA; -8.67V (ii) 12.2 mW]
- 18. A collector-feedback circuit uses an *npn* transistor with $V_{CC} = 12$ V, $R_C = 1.2$ k Ω , $R_B = 47$ k Ω . Determine the collector voltage and the collector current if $\beta = 200$. [7.87 mA; 2.56V]


Discussion Questions

- 1. Why are transistor amplifiers always operated above knee voltage region?
- 2. What is the utility of d.c. load line?
- 3. Why have transistors inherent variations of parameters?
- **4.** Why is $\beta_{d.c.}$ different from $\beta_{a.c.}$?
- 5. Why has potential divider method of biasing become universal?

10

Single Stage Transistor Amplifiers

- 10.1 Single Stage Transistor Amplifier
- 10.2 How Transistor Amplifies?
- 10.3 Graphical Demonstration of Transistor Amplifier
- 10.4 Practical Circuit of Transistor Amplifier
- 10.5 Phase Reversal
- 10.6 Input/Output Phase Relationships
- 10.7 D.C. and A.C. Equivalent Circuits
- 10.8 Load Line Analysis
- 10.9 Voltage Gain
- 10.10 A.C. Emitter Resistance
- 10.11 Formula for AC Emitter Resistance
- 10.12 Voltage Gain of CE Amplifier
- 10.13 Voltage Gain of Unloaded CE Amplifier
- 10.14 Voltage Gain of CE Amplifier without C_E
- 10.15 Input Impedance of CE Amplifier
- 10.16 Voltage Gain Stability
- 10.17 Swamped Amplifier
- 10.18 Classification of Amplifiers
- 10.19 Amplifier Equivalent Circuit
- 10.20 Equivalent Circuit with Signal Source
- 10.21 Gain and Transistor Configurations



INTRODUCTION


In the previous chapter, it was discussed that a properly biased transistor raises the strength of a weak signal and thus acts as an amplifier. Almost all electronic equipments must include means for amplifying electrical signals. For instance, radio receivers amplify very weak signals—sometimes a few millionth of a volt at antenna—until they are strong enough to fill a room with sound. The transducers used in the medical and scientific investigations generate signals in the microvolt (μV) and millivolt (m V) range. These signals must be amplified thousands and millions times before they will be strong enough to operate indicating instruments. Therefore, electronic amplifiers are a constant and important ingredient of electronic systems.

Our purpose here will be to discuss *single stage transistor amplifier*. By a *stage* we mean a single transistor with its bias and auxiliary equipment. It may be emphasised here that a practical amplifier is always a multistage amplifier *i.e.* it has a number of stages of amplification. However, it is profitable to consider the multistage amplifier in terms of single stages that are connected together. In this chapter, we shall confine our attention to single stage transistor amplifiers.

10.1 Single Stage Transistor Amplifier

When only one transistor with associated circuitry is used for amplifying a weak signal, the circuit is known as single stage transistor amplifier.

A single stage transistor amplifier has one transistor, bias circuit and other auxiliary components. Although a practical amplifier consists of a number of stages, yet such a complex circuit can be conveniently split up into separate single stages. By analysing carefully only a single stage and using this single stage analysis repeatedly, we can effectively analyse the complex circuit. It follows, therefore, that single stage amplifier analysis is of great value in understanding the practical amplifier circuits.



10.2 How Transistor Amplifies ?


Fig. 10.1 shows a single stage transistor amplifier. When a weak a.c. signal is given to the base of transistor, a small base current (which is a.c.) starts flowing. Due to transistor action, a much larger (β times the base current) a.c. current flows through the collector load R_C . As the value of R_C is quite high (usually 4-10 k Ω), therefore, a large voltage appears across R_C . Thus, a weak signal applied in the base circuit appears in amplified form in the collector circuit. It is in this way that a transistor acts as an amplifier.

The action of transistor amplifier can be beautifully explained by referring to Fig. 10.1. Suppose a change of 0.1V in signal voltage produces a change of 2 mA in the collector current. Obviously, a signal of only 0.1V applied to the base will give an output voltage = 2 mA × 5 k Ω = 10V. Thus, the transistor has been able to raise the voltage level of the signal from 0.1V to 10V *i.e.* voltage amplification or stage gain is 100.

10.3 Graphical Demonstration of Transistor Amplifier

The function of transistor as an amplifier can also be explained graphically. Fig. 10.2 shows the output characteristics of a transistor in CE configuration. Suppose the zero signal base current is 10 μ A *i.e.* this is the base current for which the transistor is biased by the biasing network. When an a.c.

signal is applied to the base, it makes the base, say positive in the first half-cycle and negative in the second half-cycle. Therefore, the base and collector currents will increase in the first half-cycle when base-emitter junction is more forward-biased. However, they will decrease in the second half-cycle when the base-emitter junction is less forward biased.






Fig. 10.2


For example, consider a sinusoidal signal which increases or decreases the base current by 5 μ A in the two half-cycles of the signal. Referring to Fig. 10.2, it is clear that in the absence of signal, the base current is 10 μ A and the collector current is 1 mA. However, when the signal is applied in the base circuit, the base current and hence collector current change continuously. In the first half-cycle peak of the signal, the base current increases to 15 μ A and the corresponding collector current is 1.5 mA. In the second half-cycle peak, the base current is reduced to 5 μ A and the corresponding collector current is 0.5 mA. For other values of the signal, the collector current is inbetween these values *i.e.* 1.5 mA and 0.5 mA.

It is clear from Fig. 10.2 that 10 μ A base current variation results in 1mA (1,000 μ A) collector current variation *i.e.* by a factor of 100. This large change in collector current flows through collector resistance R_C . The result is that output signal is much larger than the input signal. Thus, the transistor has done amplification.

10.4 Practical Circuit of Transistor Amplifier

It is important to note that a transistor can accomplish faithful amplification only if proper associated circuitry is used with it. Fig. 10.3 shows a practical single stage transistor amplifier. The various circuit elements and their functions are described below:

- (i) **Biasing circuit.** The resistances R_1 , R_2 and R_E form the biasing and stabilisation circuit. The biasing circuit must establish a proper operating point otherwise a part of the negative half-cycle of the signal may be cut off in the output.
- (ii) Input capacitor C_{in} . An electrolytic capacitor C_{in} ($\simeq 10 \, \mu F$) is used to couple the signal to the base of the transistor. If it is not used, the signal source resistance will come across R_2 and thus change the bias. The capacitor C_{in} allows only a.c. signal to flow but isolates the signal source from R_2 .*



- (iii) Emitter bypass capacitor C_E . An emitter bypass capacitor $C_E (\approx 100 \mu F)$ is used in parallel with R_E to provide a low reactance path to the amplified a.c. signal. If it is not used, then amplified a.c. signal flowing through R_E will cause a voltage drop across it, thereby reducing the output voltage.
 - (iv) Coupling capacitor C_C . The coupling capacitor $C_C (\simeq 10 \mu F)$ couples one stage of ampli-
 - * It may be noted that a capacitor offers infinite reactance to d.c. and blocks it completely whereas it allows a.c. to pass through it.

fication to the next stage. If it is not used, the bias conditions of the next stage will be drastically changed due to the shunting effect of R_C . This is because R_C will come in parallel with the upper resistance R_1 of the biasing network of the next stage, thereby altering the biasing conditions of the latter. In short, the coupling capacitor C_C isolates the d.c. of one stage from the next stage, but allows the passage of a.c. signal.

Various circuit currents. It is useful to mention the various currents in the complete amplifier circuit. These are shown in the circuit of Fig. 10.3.

(i) **Base current.** When no signal is applied in the base circuit, d.c. base current I_B flows due to biasing circuit. When a.c. signal is applied, a.c. base current i_b also flows. Therefore, with the application of signal, total base current i_B is given by:

$$i_B = I_B + i_b$$

(ii) Collector current. When no signal is applied, a d.c. collector current I_C flows due to biasing circuit. When a.c. signal is applied, a.c. collector current i_C also flows. Therefore, the total collector current i_C is given by:

$$i_C = I_C + i_c$$
 $I_C = \beta I_B = \text{zero signal collector current}$
 $i_C = \beta i_b = \text{collector current due to signal.}$

(iii) **Emitter current.** When no signal is applied, a d.c. emitter current I_E flows. With the application of signal, total emitter current i_E is given by:

$$i_E = I_E + i_e$$

It is useful to keep in mind that:

where

$$I_E = I_B + I_C$$

$$i_e = i_b + i_c$$

Now base current is usually very small, therefore, as a reasonable approximation,

$$I_E \simeq I_C$$
 and $i_e \simeq i_C$

Example 10.1. What is the role of emitter bypass capacitor C_E in CE amplifier circuit shown in Fig. 10.3? Illustrate with a numerical example.

Solution. The emitter bypass capacitor C_E (See Fig. 10.3) connected in parallel with R_E plays an important role in the circuit. If it is not used, the amplified a.c. signal flowing through R_E will cause a voltage drop across it, thereby reducing the a.c. output voltage and hence the voltage gain of the amplifier.

Let us illustrate the effect of C_E with a numerical example. Suppose R_E = 1000Ω and capacitive reactance of C_E at the signal frequency is 100Ω (i.e. X_{C_E} = 100Ω). Then 10/11 of a.c emitter current will flow through C_E and only 1/11 through R_E . The signal voltage developed across R_E is, therefore, only 1/11 of the voltage which would have been developed if C_E were not present. In practical circuits, the value of C_E is so selected that it almost entirely bypasses the a.c. signal (the name for C_E is obvious). For all practical purposes, we consider C_E to be a short for a.c. signals.

Example 10.2. Select a suitable value for the emitter bypass capacitor in Fig. 10.4 if the amplifier is to operate over a frequency range from 2 kHz to 10 kHz.

Solution. An amplifier usually handles more than one frequency. Therefore, the value of C_E is so selected that it provides adequate bypassing for the *lowest* of all the frequencies. Then it will also be a good bypass $(X_C \propto 1/f)$ for all the higher frequencies. Suppose the minimum frequency to be handled by C_E is f_{min} . Then C_E is considered a good bypass if at f_{min} .




Fig. 10.4

$$X_{C_E} = \frac{R_E}{10}$$

In the given problem, $f_{min} = 2 \text{kHz}$; $R_E = 560 \Omega$.

$$\therefore 10 X_{C_E} = 560$$

or
$$X_{C_{\pi}} = 560/10 = 56\Omega$$

or
$$\frac{1}{2\pi f_{min} C_E} = 56$$

$$C_E = \frac{1}{2\pi f_{min} 56} = \frac{1}{2\pi \times (2 \times 10^3) \times 56} = 1.42 \times 10^{-6} F = 1.42 \,\mu F$$

Note. While discussing CE amplifier, the reader should be very particular about the role of C_{E} .

10.5 Phase Reversal

In common emitter connection, when the input signal voltage increases in the positive sense, the output voltage increases in the negative direction and *vice-versa*. In other words, there is a phase difference of 180° between the input and output voltage in *CE* connection. This is called phase reversal.*

The phase difference of 180° between the signal voltage and output voltage in a common emitter amplifier is known as **phase reversal.**

Consider a common emitter amplifier circuit shown in Fig. 10.5. The signal is fed at the input terminals (*i.e.* between base and emitter) and output is taken from collector and emitter end of supply. The total instantaneous output voltage v_{CF} is given by:

$$**v_{CE} = V_{CC} - i_C R_C \dots (i)$$

- * This is so if output is taken from collector and emitter end of supply as is always done. However, if the output is taken across R_{C} , it will be in phase with the input.
- ** Reactance of C_C (= $10\mu F$) is negligible at ordinary signal frequencies. Therefore, it can be considered a short for the signal.




Fig. 10.5

When the signal voltage increases in the positive half-cycle, the base current also increases. The result is that collector current and hence voltage drop $i_C R_C$ increases. As V_{CC} is constant, therefore, output voltage v_{CE} decreases. In other words, as the signal voltage is increasing in the positive half-cycle, the output voltage is increasing in the negative sense *i.e.* output is 180° out of phase with the input. It follows, therefore, that in a common emitter amplifier, the positive half-cycle of the signal appears as amplified negative half-cycle in the output and *vice-versa*. It may be noted that amplification is not affected by this phase reversal.

The fact of phase reversal can be readily proved mathematically. Thus differentiating exp. (i), we get,

$$dv_{CE} = 0 - di_c R_C$$
 or
$$dv_{CE} = - di_c R_C$$

The negative sign shows that output voltage is 180° out of phase with the input signal voltage.

Graphical demonstration. The fact of phase reversal in *CE* connection can be shown graphically with the help of output characteristics and load line (See Fig. 10.6).

In Fig. 10.6, AB is the load line. The base current fluctuates between, say $\pm 5 \,\mu A$ with $10\mu A$ as the zero signal base current. From the figure, it is clear that when the base current is maximum in the positive direction, v_{CE} becomes maximum in the negative direction (point G in Fig. 10.6). On the other hand, when the base current is maximum in the negative direction, v_{CE} is maximum in the positive sense (point H in Fig. 10.6). Thus, the in-




Fig. 10.6

put and output voltages are in *phase opposition* or equivalently, the transistor is said to produce a 180° phase reversal of output voltage w.r.t. signal voltage.

Note. No phase reversal of voltage occurs in common base and common collector amplifier. The a.c. output voltage is in phase with the a.c. input signal. For all three amplifier configurations; input and output currents are in phase.

Example 10.3. Illustrate the phenomenon of phase reversal in CE amplifier assuming typical circuit values.

Solution. In every type of amplifier, the input and output currents are in phase. However, common emitter amplifier has the unique property that input and output voltages are 180° out of phase, even though the input and output currents are in phase. This point is illustrated in Fig. 10.7. Here it is assumed that Q-point value of $I_B = 10 \,\mu\text{A}$, ac signal peak value is $5 \,\mu\text{A}$ and $\beta = 100$. This means that input current varies by $5 \,\mu\text{A}$ both above and below a $10 \,\mu\text{A}$ dc level. At any instant, the output current will be $100 \, \text{times}$ the input current at that instant. Thus when the input current is $10 \,\mu\text{A}$, output current is $i_C = 100 \times 10 \,\mu\text{A} = 1 \,\text{mA}$. However, when the input current is $15 \,\mu\text{A}$, then output current is $i_C = 100 \times 15 \,\mu\text{A} = 1.5 \,\text{mA}$ and so on. Note that input and output currents are in phase.




Fig. 10.7

The output voltage, $v_C = V_{CC} - i_C R_C$

(i) When signal current is zero (i.e., in the absence of signal), $i_C = 1$ mA.

$$v_C = V_{CC} - i_C R_C = 10 \text{ V} - 1 \text{ mA} \times 4 \text{ k}\Omega = 6 \text{ V}$$

(ii) When signal reaches positive peak value, $i_C = 1.5 \text{ mA}$.

$$v_C = V_{CC} - i_C R_C = 10 \text{ V} - 1.5 \text{ mA} \times 4 \text{ k}\Omega = 4 \text{ V}$$

Note that as i_C increases from 1mA to 1.5 mA, v_C decreases from 6V to 4V. Clearly, output voltage is 180° out of phase from the input voltage as shown in Fig. 10.7.

(iii) When signal reaches negative peak, $i_C = 0.5 \text{ mA}$.

$$v_C = V_{CC} - i_C R_C = 10 \text{ V} - 0.5 \text{ mA} \times 4 \text{ k}\Omega = 8 \text{ V}$$

Note that as i_C decreases from 1.5 mA to 0.5 mA, v_C increases from 4 V to 8 V. Clearly, output voltage is 180° out of phase from the input voltage. The following points may be noted carefully about CE amplifier:

- (a) The input voltage and input current are in phase.
- (b) Since the input current and output current are in phase, input voltage and output current are in phase.

(c) Output current is 180° out of phase with the output voltage (v_c). Therefore, input voltage and output voltage are 180° out of phase.


10.6 Input/Output Phase Relationships

The following points regarding the input / output phase relationships between currents and voltages for the various transistor configurations may be noted:

- (i) For every amplifier type (CE, CB and CC), the input and output currents are in phase. When the input current decreases, the output current also decreases and vice-versa.
- (ii) Remember that common emitter (CE) circuit is the **only configuration** that has input and output voltages 180° out of phase.
- (iii) For both common base (CB) and common collector (CC) circuits, the input and output voltages are in phase. If the input voltage decreases, the output voltage also decreases and vice-versa.

10.7 D.C. And A.C. Equivalent Circuits

In a transistor amplifier, both d.c. and a.c. conditions prevail. The d.c. sources set up d.c. currents and voltages whereas the a.c. source (*i.e.* signal) produces fluctuations in the transistor currents and voltages. Therefore, a simple way to analyse the action of a transistor is to split the analysis into two parts viz. a d.c. analysis and an a.c. analysis. In the d.c. analysis, we consider all the d.c. sources at the same time and work out the d.c. currents and voltages in the circuit. On the other hand, for a.c. analysis, we consider all the a.c. sources at the same time and work out the a.c. currents and voltages. By adding the d.c. and a.c. currents and voltages, we get the total currents and voltages in the circuit. For example, consider the amplifier circuit shown in Fig. 10.8. This circuit can be easily analysed by splitting it into d.c. equivalent circuit and a.c equivalent circuit.



- (i) **D. C. equivalent circuit.** In the d.c. equivalent circuit of a transistor amplifier, only d.c. conditions are to be considered *i.e.* it is presumed that no signal is applied. As direct current cannot flow through a capacitor, therefore, *all the capacitors look like open circuits in the d.c. equivalent circuit.* It follows, therefore, that in order to draw the equivalent d.c. circuit, the following two steps are applied to the transistor circuit:
 - (a) Reduce all a.c. sources to zero.
 - (b) Open all the capacitors.

Applying these two steps to the circuit shown in Fig. 10.8, we get the d.c. equivalent circuit shown in Fig. 10.9. We can easily calculate the d.c. currents and voltages from this circuit.

(ii) A.C. equivalent circuit. In the a.c. equivalent circuit of a transistor amplifier, only a.c. conditions are to be considered. Obviously, the d.c. voltage is not important for such a circuit and may be considered zero. The capacitors are generally used to couple or bypass the a.c. signal. The designer intentionally selects capacitors that are large enough to appear as *short* circuits to the a.c. signal. It follows, therefore, that in order to draw the a.c. equivalent circuit, the following two steps are applied to the transistor circuit:




Fig. 10.9

- (a) Reduce all d.c. sources to zero (i.e. $V_{CC} = 0$).
- (b) Short all the capacitors.

Applying these two steps to the circuit shown in Fig. 10.8, we get the a.c. *equivalent circuit shown in Fig. 10.10. We can easily calculate the a.c. currents and voltages from this circuit.




Fig. 10.10

It may be seen that total current in any branch is the sum of d.c. and a.c. currents through that branch. Similarly, the total voltage across any branch is the sum of d.c. and a.c. voltages across that branch.

Example 10.4. For the transistor amplifier circuit shown in Fig. 10.8, determine:

- (i) d.c. load and a.c. load
- (ii) maximum collector-emitter voltage and collector current under d.c. conditions
- (iii) maximum collector-emitter voltage and collector current when a.c. signal is applied

Solution. Refer back to the transistor amplifier circuit shown in Fig. 10.8.

- (i) The d.c. load for the transistor is Thevenin's equivalent resistance as seen by the collector and emitter terminals. Thus referring to the d.c. equivalent circuit shown in Fig. 10.9, Thevenin's equivalent resistance can be found by shorting the voltage source (i.e. V_{CC}) as shown in Fig. 10.11. Because a voltage source looks like a short, it will bypass all other resistances except R_C and R_E which will appear in series. Consequently, transistor amplifier will see a d.c. load of $R_C + R_E$ i.e
- * Note that R_1 is also in parallel with transistor input so far as signal is concerned. Since R_1 is connected from the base lead to V_{CC} and V_{CC} is at "ac ground", R_1 is effectively connected from the base lead to ground as far as signal is concerned.


d.c. load =
$$\mathbf{R}_{\mathbf{C}} + \mathbf{R}_{\mathbf{E}}$$

Referring to the a.c. equivalent circuit shown in Fig. 10.10, it is clear that as far as a.c. signal is concerned, resistance R_C appears in parallel with R_L . In other words, transistor amplifier sees an a.c. load equal to $R_C \parallel R_L i.e.$

a.c. load,
$$R_{AC} = R_C \parallel R_L$$

$$= \frac{R_C R_L}{R_C + R_L}$$
(ii) Referring to decomposition

(ii) Referring to d.c. equivalent circuit of Fig. 10.9,



$$V_{CC} = V_{CE} + I_C (R_C + R_E)$$

The maximum value of V_{CE} will occur when there is no collector current i.e. $I_C = 0$.

 \therefore Maximum $V_{CE} = \mathbf{V}_{CC}$

The maximum collector current will flow when $V_{CE} = 0$.

$$\therefore \quad \text{Maximum} \quad I_C = \frac{V_{CC}}{R_C + R_E}$$

(iii) When no signal is applied, V_{CE} and I_{C} are the collector-emitter voltage and collector current respectively. When a.c. signal is applied, it causes changes to take place above and below the operating point Q (i.e. V_{CE} and I_{C}).

Maximum collector current due to a.c. signal = $*I_C$

.. Maximum positive swing of a.c. collector-emitter voltage

$$= I_C \times R_{AC}$$

Total maximum collector-emitter voltage

$$= V_{CE} + I_C R_{AC}$$

Maximum positive swing of a.c. collector current

$$= V_{CE}/R_{AC}$$

:. Total maximum collector current

$$= I_C + V_{CE}/R_{AC}$$

10.8 Load Line Analysis

The output characteristics are determined experimentally and indicate the relation between V_{CE} and I_C . However, the same information can be obtained in a much simpler way by representing the mathematical relation between I_C and V_{CE} graphically. As discussed before, the relationship between V_{CE} and I_C is linear so that it can be represented by a straight line on the output characteristics. This is known as a load line. The points lying on the load line give the possible values of V_{CE} and I_C in the output circuit. As in a transistor circuit both d.c. and a.c. conditions exist, therefore, there are two types of load lines, namely; d.c. load line and a.c. load line. The former determines the locus of I_C and V_{CE} in the zero signal conditions and the latter shows these values when the signal is applied.

(i) **d.c. load line.** It is the line on the output characteristics of a transistor circuit which gives the values of I_C and V_{CE} corresponding to zero signal or d.c. conditions.

^{*} For faithful amplification.

Consider the transistor amplifier shown in Fig. 10.12. In the absence of signal, d.c. conditions prevail in the circuit as shown in Fig. 10.13 (i). Referring to this circuit and applying Kirchhoff's voltage law,

 $V_{CE} = V_{CC} - I_C R_C - I_E R_E$ or $V_{CE} = V_{CC} - I_C (R_C + R_E) \qquad ...(i)$ $(\because I_E \simeq I_C)$




Fig. 10.12

As for a given circuit, V_{CC} and $(R_C + R_E)$ are constant, therefore, it is a first degree *equation and can be represented by a straight line on the output characteristics. This is known as d.c. load line and determines the loci of V_{CE} and I_C points in the zero signal conditions. The d.c. load line can be readily plotted by locating two *end points* of the straight line.




Fig. 10.13

The value of V_{CE} will be maximum when I_C = 0. Therefore, by putting I_C = 0 in exp. (i), we get, Max. $V_{CE} = V_{CC}$

This locates the first point $B(OB = V_{CC})$ of the d.c. load line.

* This equation is known as **load line equation** since it relates the collector-emitter voltage (V_{CE}) to the collector current (I_C) flowing through the load.

The value of I_C will be maximum when $V_{CE} = 0$.

$$\therefore \qquad \qquad \mathrm{Max.} \ I_C \ = \ \frac{V_{CC}}{R_C + R_E}$$

This locates the second point A ($OA = V_{CC}/R_C + R_E$) of the d.c. load line. By joining points A and B, d.c. load line AB is constructed [See Fig. 10.13 (ii)].

Alternatively. The two end points of the d.c. load line can also be determined in another way.

$$V_{CE} + I_C (R_C + R_E) = V_{CC}$$

Dividing throughout by V_{CC} , we have,

$$\frac{V_{CE}}{V_{CC}} + \frac{I_C}{(V_{CC}/R_C + R_E)} = 1 \qquad ...(i)$$

The equation of a line having intercepts a and b on x-axis and y-axis respectively is given by;

$$\frac{x}{a} + \frac{y}{b} = 1 \qquad \dots (ii)$$

Comparing eqs. (i) and (ii), we have,

Intercept on x-axis = V_{CC}

Intercept on y-axis =
$$\frac{V_{CC}}{R_C + R_E}$$

With the construction of d.c. load line on the output characteristics, we get the complete information about the output circuit of transistor amplifier in the zero signal conditions. All the points showing zero signal I_C and V_{CE} will obviously lie on the d.c. load line. At the same time I_C and V_{CE} conditions in the circuit are also represented by the output characteristics. Therefore, actual operating conditions in the circuit will be represented by the point where d.c. load line intersects the base current curve under study. Thus, referring to Fig. 10.13 (ii), if $I_B = 5 \,\mu\text{A}$ is set by the biasing circuit, then Q (i.e. intersection of 5 μ A curve and load line) is the operating point.

(ii) a.c. load line. This is the line on the output characteristics of a transistor circuit which gives the values of i_C and v_{CE} when signal is applied.

Referring back to the transistor amplifier shown in Fig. 10.12, its a.c. equivalent circuit as far as output circuit is concerned is as shown in Fig. 10.14 (i). To add a.c. load line to the output characteristics, we again require two end points—one maximum collector-emitter voltage point and the other maximum collector current point. Under the application of a.c. signal, these values are (refer to example 10.4):

Max. collector-emitter voltage = $V_{CE} + I_C R_{AC}$. This locates the point C of the a.c. load line on the collector-emitter voltage axis.





Fig. 10.14



(ii)

Principles of Electronics 252 ■

Maximum collector current = $I_C + \frac{V_{CE}}{R_{AC}}$

$$R_{AC} = R_C || R_L = \frac{R_C R_L}{R_C + R_L}$$

where $R_{AC} = R_C \| R_L = \frac{R_C R_L}{R_C + R_L}$ This locates the point D of a.c. load line on the collector-current axis. By joining points C and D, the a.c.load line CD is constructed [See Fig. 10.14 (ii)].

Example 10.5. For the transistor amplifier shown in Fig. 10.15, $R_1 = 10 \text{ k}\Omega$, $R_2 = 5 \text{ k}\Omega$, $R_C =$ $1~k\Omega$, $R_E = 2~k\Omega$ and $R_L = 1~k\Omega$.

(i) Draw d.c. load line (ii) Determine the operating point (iii) Draw a.c. load line. Assume $V_{BE} = 0.7 V$.

Solution. (i) d.c. load line:

To draw d.c. load line, we require two end points viz maximum V_{CE} point and maximum I_C point.




Fig. 10.15

Maximum
$$V_{CE} = V_{CC} = 15 \text{ V [See Art. } 10.8]$$

This locates the point
$$B$$
 ($OB=15$ V) of the d.c. load line.

Maximum $I_C = \frac{V_{CC}}{R_C + R_E} = \frac{15 V}{(1+2) k\Omega} = 5 \text{ mA}$ [See Art. 10.8]

This locates the point A(OA = 5 mA) of the d.c. load line. Fig. 10.16 (i) shows the d.c. load line AB.




Fig. 10.16

(ii) Operating point Q. The voltage across R_2 (= 5 k Ω) is *5 V i.e. V_2 = 5 V.

$$Now V_2 = V_{BE} + I_E R_E$$

:.
$$I_E = \frac{V_2 - V_{BE}}{R_E} = \frac{(5 - 0.7) V}{2 \text{ k}\Omega} = 2.15 \text{ mA}$$

:.
$$I_C = I_E = 2.15 \text{ mA}$$
 Now $V_{CE} = V_{CC} - I_C (R_C + R_E) = 15 - 2.15 \text{ mA} \times 3 \text{ k}\Omega$
$$= 8.55 \text{ V}$$

- Operating point Q is 8.55 V, 2.15 mA. This is shown on the d.c. load line.
- (iii) a.c. load line. To draw a.c. load line, we require two end points viz. maximum collectoremitter voltage point and maximum collector current point when signal is applied.

a.c. load,
$$R_{AC} = R_C || R_L = \frac{1 \times 1}{1 + 1} = 0.5 \text{ k}\Omega$$

Maximum collector-emitter voltage

=
$$V_{CE} + I_C R_{AC}$$
 [See example 10.4]
= $8.55 + 2.15 \text{ mA} \times 0.5 \text{ k}\Omega$ = 9.62 volts

This locates the point C (OC = 9.62 V) on the v_{CE} axis.

Maximum collector current =
$$I_C + V_{CE}/R_{AC}$$

= $2.15 + (8.55 \text{ V}/0.5 \text{ k}\Omega) = 19.25 \text{ mA}$

This locates the point D(OD = 19.25 mA) on the i_C axis. By joining points C and D, a.c. load line CD is constructed [See Fig. 10.16 (ii)].

Example 10.6. In the transistor amplifier shown in Fig. 10.15, $R_C = 10 \, k\Omega$, $R_L = 30 \, k\Omega$ and V_{CC} = 20V. The values R_1 and R_2 are such so as to fix the operating point at 10V, 1mA. Draw the d.c. and a.c. load lines. Assume R_E is negligible.

Solution. d.c. load line. For drawing d.c. load line, two end points viz. maximum V_{CE} point and maximum I_C point are needed. Maximum V_{CE} = 20 V. This locates the point V_{CE} point and maximum I_{C} point and I_{CE} axis. B(OB = 20V) of the d.c. load line on the V_{CE} axis. Maximum $I_{C} = \frac{V_{CC}}{R_{C} + R_{E}} = \frac{20 \text{ V}}{10 \text{ k}\Omega} = 2 \text{ mA}$

Maximum
$$I_C = \frac{V_{CC}}{R_C + R_F} = \frac{20 V}{10 \text{ k}\Omega} = 2 \text{ mA}$$

This locates the point A (OA = 2 mA) on the I_C axis. By joining points A and B, the d.c. load line AB is constructed (See Fig. 10.17).

a.c. load line. To draw a.c. load line, we require two end points viz maximum collector-emitter voltage point and maximum collector current point when signal is applied.

a.c. load,
$$R_{AC} = R_C || R_L = \frac{10 \times 30}{10 + 30} = 7.5 \text{ k}\Omega$$

Maximum collector-emitter voltage

=
$$V_{CE} + I_C R_{AC}$$

= $10 + 1 \text{ mA} \times 7.5 \text{ k}\Omega = 10 + 7.5 = 17.5 \text{ V}$

This locates the point D (OD = 17.5 V) on the v_{CE} axis.

Maximum collector current =
$$I_C + V_{CE}/R_{AC}$$

= 1 mA + 10 V/7.5 k Ω = 1 mA + 1.33 mA = 2.33 mA

^{*} Voltage across series combination of R₁ and R₂ is 15 V. Applying voltage divider theorem, voltage across $R_2 = 5 \text{ V}.$

This locates the point C (OC = 2.33 mA) on the i_C axis. By joining points C and D, a.c. load line CD is constructed (See Fig. 10.17).




Fig. 10.17

Comments. The reader may see that the operating point lies on both a.c. and d.c. load lines. It is not surprising because signal is a.c. and it becomes zero after every half-cycle. When the signal is zero, we have the exact d.c. conditions. Therefore, key point to keep in mind is that the point of intersection of d.c. and a.c. load lines is the operating point Q.

Example 10.7. In a transistor amplifier, the operating point Q is fixed at 8V, 1mA. When a.c. signal is applied, the collector current and collector-emitter voltage change about this point. During the positive peak of signal, $i_C = 1.5$ mA and $v_{CE} = 7$ V and during negative peak, $i_C = 0.5$ mA and $v_{CE} = 9$ V. Show this phenomenon with the help of a.c. load line.




Fig. 10.18

Solution. Fig. 10.18 shows the whole process. When no signal is applied, $v_{CE} = 8 \text{ V}$ and $i_C = 1 \text{mA}$. This is represented by the operating point Q on the a.c. load line. During the positive half-cycle of a.c. signal, i_C swings from 1 mA to 1.5 mA and v_{CE} swings from 8 V to 7 V. This is represented by point A on the a.c. load line. During the negative half-cycle of the signal, i_C swings from 1 mA to 0.5 mA and v_{CE} swings from 8 V to 9 V. This is represented by the point B on the a.c. load line.

The following points may be noted:

- (i) When a.c. signal is applied, the collector current and collector-emitter voltage variations take place about the operating point Q.
- (ii) When a.c. signal is applied, operating point moves along the a.c. load line. In other words, at any instant of a.c. signal, the co-ordinates of collector current and collector-emitter voltage are on the a.c. load line.

10.9 Voltage Gain

The basic function of an amplifier is to raise the strength of an a.c. input signal. The voltage gain of the amplifier is the ratio of a.c. output voltage to the a.c. input signal voltage. Therefore, in order to find the voltage gain, we should consider only the a.c. currents and voltages in the circuit. For this purpose, we should look at the a.c. equivalent circuit of transistor amplifier. For facility of reference, the a.c. equivalent circuit of transistor amplifier is redrawn in Fig. 10.19.




Fig. 10.19

It is clear that as far as a.c. signal is concerned, load R_C appears in parallel with R_L . Therefore, effective load for a.c. is given by:

$$\begin{aligned} \text{a.c. load, } R_{AC} &= R_C || R_L = \frac{R_C \times R_L}{R_C + R_L} \\ \text{Output voltage, } V_{out} &= i_c R_{AC} \\ \text{Input voltage, } V_{in} &= i_b R_{in} \\ & \therefore \qquad \qquad \text{Voltage gain, } A_v &= V_{out} / V_{in} \\ &= \frac{i_c R_{AC}}{i_b R_{in}} = \beta \times \frac{R_{AC}}{R_{in}} \end{aligned} \qquad \qquad \left(\because \frac{i_c}{i_b} = \beta \right)$$

Incidentally, power gain is given by;

$$A_p = \frac{i_c^2 R_{AC}}{i_b^2 R_{in}} = \beta^2 \times \frac{R_{AC}}{R_{in}}$$

Example 10.8. In the circuit shown in Fig. 10.20, find the voltage gain. Given that $\beta = 60$ and input resistance $R_{in} = 1 \text{ k}\Omega$.




Fig. 10.20

Solution. So far as voltage gain of the circuit is concerned, we need only R_{AC} , β and R_{in} .

Effective load,
$$R_{AC} = R_C \parallel R_L$$

$$= \frac{R_C \times R_L}{R_C + R_L} = \frac{2 \times 0.5}{2 + 0.5} = 0.4 \text{ k}\Omega$$

$$\therefore \qquad \text{Voltage gain} = \beta \times \frac{R_{AC}}{R_{in}} = \frac{60 \times 0.4 \text{ k}\Omega}{1 \text{ k}\Omega} = 24$$

Example 10.9. In the circuit shown in Fig. 10.20, if $R_C = 10 \text{ k}\Omega$, $R_L = 10 \text{ k}\Omega$, $R_{in} = 2.5 \text{ k}\Omega$, $\beta = 100$, find the output voltage for an input voltage of 1 mV r.m.s.

Solution. Effective load,
$$R_{AC} = \frac{R_C \times R_L}{R_C + R_L} = \frac{10 \times 10}{10 + 10} = 5 \text{ k}\Omega$$

Voltage gain = $\beta \times \frac{R_{AC}}{R_{in}} = 100 \times \frac{5 \text{ k}\Omega}{2.5 \text{ k}\Omega} = 200$

or

$$\frac{V_{out}}{V_{in}} = 200$$

$$\therefore V_{out} = 200 \times V_{in} = 200 \times 1 \text{ mV} = 200 \text{ mV}$$

Example 10.10. In a transistor amplifier, when the signal changes by 0.02V, the base current changes by 10 μ A and collector current by 1mA. If collector load $R_C = 5$ k Ω and $R_L = 10$ k Ω , find: (i) current gain (ii) input impedance (iii) a.c. load (iv) voltage gain (v) power gain.

Solution.
$$\Delta I_B = 10 \ \mu\text{A}, \ \Delta I_C = 1 \text{mA}, \ \Delta V_{BE} = 0.02 \ \text{V}, \ R_C = 5 \ \text{k}\Omega, \ R_L = 10 \ \text{k}\Omega$$
(i) Current gain, $\beta = \frac{\Delta I_C}{\Delta I_B} = \frac{1 \ mA}{10 \ \mu A} = 100$

(ii) Input impedance,
$$R_{in} = \frac{\Delta V_{BE}}{\Delta I_B} = \frac{0.02 V}{10 \mu A} = 2 k\Omega$$

(iii) a.c. load,
$$R_{AC} = \frac{R_C \times R_L}{R_C + R_I} = \frac{5 \times 10}{5 + 10} = 3.3 \text{ k}\Omega$$

(iv) Voltage gain,
$$A_v = \beta \times \frac{R_{AC}}{R_{in}} = 100 \times \frac{3.3}{2} = 165$$

(v) Power gain,
$$A_p$$
 = current gain × voltage gain = 100×165 = 16500

Example 10.11. In Fig. 10.21, the transistor has $\beta = 50$. Find the output voltage if input resistance $R_{in} = 0.5 \text{ k}\Omega$.




Fig. 10.21

Solution.

$$\beta = 50$$
, $R_{in} = 0.5 \text{ k}\Omega$

a.c. load,
$$R_{AC} = R_C || R_L = \frac{R_C \times R_L}{R_C + R_L} = \frac{3 \times 6}{3 + 6} = 2 \text{ k}\Omega$$

$$\therefore \qquad \text{Voltage gain} = \beta \times R_{AC}/R_{in} = 50 \times 2/0.5 = 200$$

or
$$\frac{V_{out}}{V_{in}} = 200$$

$$\therefore \qquad \text{Output voltage, } V_{out} = 200 \times V_{in} = 200 \times (1 \text{ mV}) = 200 \text{ mV}$$

Example 10.12. Fig. 10.22 shows a transistor circuit. The manufacturer of the circuit shows that collector potential is to be + 6V. The voltage measured at point B by a technician is found to be + 4V. Is the circuit operating properly?

Solution. The voltage at point B is equal to the voltage across R_1 . Now total voltage V_T across the series combination of R_1 and R_2 is 6 V. Therefore, using voltage divider method, we have,

$$V_B$$
 = Voltage across R_1
= $\frac{R_1}{R_1 + R_2} \times V_T = \frac{1}{1+2} \times 6 = 2 \text{ V}$





Fig. 10.22

The circuit is not operating properly. It is because the voltage at point B should be 2 V instead of 4 V.

10.10 A.C. Emitter Resistance

The ac or dynamic resistance of emitter-base junction diode of a transistor is called ac emitter resistance. It is defined as the change in base-emitter voltage divided by change in corresponding emitter current [See Fig. 10.23] *i.e.*



$$R_{ac} = \frac{\Delta V_{BE}}{\Delta I_E}$$

Fig. 10.23

For instance, suppose an ac base voltage change of 1 mV produces an ac emitter current change of 50 μ A. Then emitter diode has an ac resistance of

$$R_{ac} = \frac{1 \,\mathrm{mV}}{50 \,\mu A} = 20 \,\Omega$$

10.11 Formula For AC Emitter Resistance

It can be shown mathematically that the ac resistance of emitter diode is given by;

$$R_{ac} = \frac{25 \,\mathrm{mV}}{I_E}$$

where $I_E = dc$ emitter current $(= V_E/R_E)$ at Q point

Note the significance of this formula. It implies that ac emitter resistance can be found simply by substituting the quiescent value of emitter current into the equation. There is no need to have the characteristics available. It is important to keep in mind that this formula is accurate only for small signal operation. It is a usual practice to represent ac emitter resistance by r_e' .

$$\therefore r_e' = \frac{25 \,\mathrm{mV}}{I_E}$$

The subscript e indicates emitter. The lower case r is used to indicate an ac resistance. The prime shows that it is an internal resistance.

Example 10.13. Determine the ac emitter resistance for the transistor circuit shown in Fig. 10.24.




Fig. 10.24

Solution. Voltage across
$$R_2$$
, $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{10}{40 + 10} \times 10 = 2 \text{ V}$

Voltage across R_E , $V_E = V_2 - V_{BE} = 2 - 0.7 = 1.3 \text{ V}$

Emitter current, $I_E = \frac{V_E}{R_E} = \frac{1.3 V}{2 \text{ k}\Omega} = 0.65 \text{ mA}$

$$\therefore AC \text{ emitter resistance, } r_{e'} = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{ mV}}{0.65 \text{ mA}} = 38.46 \Omega$$

10.12 Voltage Gain of CE Amplifier

The voltage gain (A_v) of an amplifier is equal to a.c. output voltage (v_{out}) divided by a.c. input voltage (v_{in}) i.e. $A_v = v_{out}/v_{in}$. We have already seen that voltage gain of a CE amplifier is given by;

Voltage gain,
$$A_v = \beta \times \frac{R_C}{R_{in}}$$
 ... for unloaded amplifier
$$= \beta \times \frac{R_{AC}}{R_{in}}$$
 ... for loaded amplifier Remember that $R_{AC} = R_C \parallel R_L$

The above formula for A_v can be used if we know the values of R_C (or R_{AC}), β and R_{in} . Generally, all these values are not known. In that case, we can find the value of A_v in terms of total a.c. collector resistance and total a.c. emitter resistance. For the circuit shown in Fig. 10.25 (with C_E connected across R_E), it can be proved that the voltage gain is given by;

Voltage gain,
$$A_v = \frac{R_C}{r_e'}$$
 ... for unloaded amplifier
$$= \frac{R_{AC}}{r_e'}$$
 ... for loaded amplifier

10.13 Voltage Gain of Unloaded CE Amplifier

Fig. 10.25 shows the circuit of unloaded CE amplifier (i.e. no load R_L is connected to the circuit).

Note that emitter bypass capacitor C_E is connected in parallel with emitter resistance R_E . The capacitor C_E acts as a *short to the a.c. signal so that it bypasses the a.c. signal to the ground. Therefore, the emitter is effectively at a.c. ground. It is important to note that C_E plays an important role in determining the voltage gain (A_v) of the CE amplifier. If it is removed, the voltage gain of the amplifier is greatly reduced (soon you will see the reason for it).





Fig. 10.25

Voltage gain,
$$A_v = \frac{R_C}{r_e'}$$

where $R_C = \text{ac collector resistance}$
 $r_e' = \text{ac emitter resistance} = 25 \text{ mV/}I_E$



The size of C_R is so selected that it offers negligible reactance to the frequencies handled by the amplifier (See Example 10.2).

Derivation. Fig. 10.25 shows the common emitter amplifier. The ac equivalent circuit of the amplifier is shown in Fig. 10.26. (i). Replacing the transistor by its *equivalent circuit, we get the circuit shown in Fig. 10.26 (ii). Note that current source is still connected between the collector and base terminals while the diode between the base and emitter terminals. Further, the input current is the base current (i_b) while the output current is still i_c .


Note that input voltage (V_{in}) is applied across the diode and r_e . Assuming the diode to be ideal (so that it can be replaced by a wire), the ac emitter current is given by:

$$i_{e} = \frac{V_{in}}{r_{e}'}$$
or
$$V_{in} = i_{e}r_{e}' \qquad ...(i)$$
Assuming $i_{c} = i_{e}$, we have,
$$V_{out} = i_{c}R_{C} = i_{e}R_{C}$$


$$\therefore \quad \text{Voltage gain, } A_{v} = \frac{V_{out}}{V_{in}} = \frac{i_{e}R_{C}}{i_{e}r_{e}'} = \frac{R_{C}}{r_{e}'}$$
or
$$A_{v} = \frac{R_{C}}{r_{e}'}$$
where $R_{C} = \text{total a.c. collector resistance}$

$$r_{e}' = \text{total a.c. emitter resistance}$$

Fig. 10.27 shows the simple a.c. model of CE amplifier with C_E connected across R_E . Note that C_E behaves as a short so that R_E is cut out from the emitter circuit for a.c. signal. Therefore, as for as a.c. signal is concerned, the total a.c. emitter resistance is r_e' .



Voltage gain for loaded amplifier. Fig. 10.28 (i) shows a part of a.c. equivalent circuit of the



- * The transistor equivalent circuit contains three components viz.,
 - (i) A resistor r'_e which represents ac emitter resistance.
 - (ii) A diode which represents the emitter-base junction of the transistor.
 - (iii) A current source which represents the current being supplied to R_C from the collector of the transistor.

٠.

CE amplifier. Note that load R_L is connected to the circuit. Remember that for a.c. analysis, $V_{CC} = 0V$ i.e. at ground. Since both R_C and R_L are connected to the collector on one side and ground on the other, the two resistors are in *parallel as shown in Fig. 10.28 (ii).

Total a.c. collector resistance,
$$R_{AC} = R_C \parallel R_L = \frac{R_C R_L}{R_C + R_L}$$

Total a.c. emitter resistance = r_e'


Voltage gain, $A_v = \frac{R_{AC}}{r_e'}$


10.14 Voltage Gain of CE Amplifier Without C_E

When we remove the emitter bypass capacitor from the CE amplifier shown in Fig. 10.25, the voltage gain of the circuit is greatly reduced. The reason is simple. Without the emitter bypass capacitor C_E , the emitter is no longer at the ac ground as shown in Fig. 10.29. Therefore, for the a.c. signal, both r_e' and R_E are in series. As a result, the voltage gain of the amplifier becomes:

Voltage gain,
$$A_v = \frac{R_C}{r_e' + R_E}$$
 ... for unloaded amplifier
$$= \frac{R_{AC}}{r_e' + R_E}$$
 ... for loaded amplifier

Example 10.14. For the amplifier circuit shown in Fig. 10.30, find the voltage gain of the amplifier with (i) C_E connected in the circuit (ii) C_E removed from the circuit.





Solution. We shall first find D.C. I_E and hence r'_e .

* Note that C_C behaves as a short for a.c. and is replaced by a wire in the two a.c. circuits.

In order to find D.C. I_E , we shall proceed as under :

D.C. voltage across
$$R_2$$
, $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{20}{150 + 20} \times 20 = 2.35 \text{ V}$

D.C. voltage across
$$R_E$$
, $V_E = V_2 - V_{BE} = 2.35 - 0.7 = 1.65 \text{ V}$

$$\therefore \qquad \text{D.C. emitter current, } I_E = \frac{V_E}{R_E} = \frac{1.65 \, V}{2.2 \, \text{k}\Omega} = 0.75 \, \text{mA}$$

$$\therefore \qquad \text{AC emitter resistance, } r_e' = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{ mV}}{0.75 \text{ mA}} = 33.3 \Omega$$

(i) With C_E connected

Voltage gain,
$$A_v = \frac{R_C}{r_c'} = \frac{12 \text{ k}\Omega}{33.3 \Omega} = 360$$

(ii) Without C_E

Voltage gain,
$$A_v = \frac{R_C}{r_e' + R_E} = \frac{12 \text{ k}\Omega}{33.3 \Omega + 2.2 \text{ k}\Omega} = 5.38$$

What a difference the emitter bypass capacitor C_E makes! With C_E connected, $A_v = 360$ and when C_E is removed, the voltage gain goes down to 5.38.

Example 10.15. If in the above example, a load of $6 \, k\Omega$ is connected (with C_E connected) to the collector terminal through a capacitor, what will be the voltage gain of the amplifier?

Solution. Amplifiers are used to provide ac power to the load. When load R_L is connected to the collector terminal through a capacitor, the total ac resistance of collector changes to:

$$R_{AC} = R_C || R_L = 12 \text{ k}\Omega || 6 \text{ k}\Omega = \frac{12 \times 6}{12 + 6} = 4 \text{ k}\Omega$$

The value of ac emitter resistance remains the same.

$$\therefore \qquad \text{Voltage gain, } A_{v} = \frac{R_{AC}}{r_{o}'} = \frac{4 \text{ k}\Omega}{33.3 \Omega} = 120$$

Thus voltage gain of the amplifier is reduced from 360 to 120 when load is connected to the circuit.

Comments. This example shows the fact that voltage gain of the amplifier is *reduced* when load is connected to it. Conversely, if the load is removed from an amplifier, the voltage gain will *increase*. If a load goes open circuit, the effect will be the same as removing the load entirely. Thus the primary symptom of an open load in an amplifier is an *increase* in the voltage gain of the circuit.

Example 10.16. For the circuit shown in Fig. 10.31, find (i) a.c. emitter resistance (ii) voltage gain (iii) d.c. voltage across both capacitors.

Solution.

(i) In order to find a.c. emitter resistance r_e' , we shall first find D.C. emitter current I_E . To find I_E , we proceed as under :

D.C. voltage across
$$R_2$$
, $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{9}{240 + 30} \times 30 = 1 \text{ V}$
D.C. voltage across R_E , $V_E = V_2 - V_{BE} = 1 \text{ V} - 0.7 \text{ V} = 0.3 \text{ V}$

$$\therefore \qquad \text{D.C. emitter current, } I_E = \frac{V_E}{R_E} = \frac{0.3 \text{ V}}{3 \text{ k}\Omega} = 0.1 \text{ mA}$$

Now A.C. emitter resistance,
$$r_e' = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{mV}}{0.1 \text{ mA}} = 250 \Omega$$




Fig. 10.31

(ii) Voltage gain,
$$A_v = \frac{R_C}{r_a'} = \frac{20 \text{ k}\Omega}{250 \Omega} = 80$$

(iii) The d.c. voltage across input capacitor is equal to the d.c. voltage at the base of the transistor which is $V_2 = 1$ V. Therefore, d.c. voltage across C_{in} is 1V.

Similarly, d.c. voltage across $C_E = \text{d.c}$ voltage at the emitter $= V_E = 0.3V$.

Example 10.17. For the circuit shown in Fig. 10.32, find (i) the d.c. bias levels (ii) d.c. voltages across the capacitors (iii) a.c. emitter resistance (iv) voltage gain and (v) state of the transistor.




Fig. 10.32

Solution.

(i) D.C. bias levels. The d.c. bias levels mean various d.c. currents and d.c. voltages.

D.C. Voltage across
$$R_2$$
, $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{15}{40 + 10}$ $10 = 3$ V

D.C. base voltage = $V_2 = 3$ V

D.C. voltage across R_E , $V_E = V_2 - V_{BE} = 3$ V $- 0.7$ V $= 2.3$ V

D.C. emitter current, $I_E = \frac{V_E}{R_E} = \frac{2.3}{1} \times \frac{1}{1} \times \frac{1}{1$

D.C. collector current,
$$I_C = I_E = 2.3 \text{ mA}$$

D.C. base current, $I_B = I_C/\beta = 2.3 \text{ mA}/100 = 0.023 \text{ mA}$
D.C. collector voltage, $V_C = V_{CC} - I_C R_C$
= $15\text{V} - 2.3 \text{ mA} \times 2 \text{ k}\Omega = 10.4\text{V}$

Therefore, all d.c. bias levels stand calculated.

(ii) D.C. voltage across
$$C_{in} = V_2 = 3V$$

D.C. voltage across $C_E = V_E = 2.3V$
D.C. voltage across $C_C = V_C = 10.4V$
(iii) a.c. emitter resistance, $r'_e = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{ mV}}{2.3 \text{ mA}} = 10.9\Omega$

(iv) Total a.c. collector resistance is given by ;

$$R_{AC} = R_C || R_L = \frac{R_C R_L}{R_C + R_L} = \frac{2 \times 1}{2 + 1} = 0.667 \text{ k}\Omega$$

$$\therefore \text{ Voltage gain, } A_v = \frac{R_{AC}}{r_e'} = \frac{0.667 \text{ k}\Omega}{10.9 \Omega} = 61.2$$

(v) As calculated above, $V_C = 10.4 \text{V}$ and $V_E = 2.3 \text{V}$. Since $V_C > V_E$, the transistor is in active state.

Example 10.18. An amplifier has a voltage gain of 132 and β = 200. Determine the power gain and output power of the amplifier if the input power is 60 μ W.

Solution.

Power gain,
$$A_p = \text{current gain} \times \text{voltage gain}$$

 $= \beta \times A_v = 200 \times 132 = 26400$
Output power, $P_{out} = A_p \times P_{in} = (26400) (60 \text{ µW}) = 1.584 \text{ W}$

Example 10.19. For the circuit shown in Fig. 10.33, determine (i) the current gain (ii) the voltage gain and (iii) the power gain. Neglect the a.c. emitter resistance for the transistor.




Fig. 10.33

Solution. In most practical circuits, the value of a.c. emitter resistance r'_e for the transistor is generally quite small as compared to R_E and can be neglected in circuit calculations with reasonable accuracy.

(i)
$$I_C = I_E - I_B = 10 \text{ mA} - 200 \text{ }\mu\text{A} = 9.8 \text{ mA}$$

Current gain,
$$A_i = \beta = \frac{I_{out}}{I_{in}} = \frac{I_C}{I_B} = \frac{9.8 \text{ mA}}{200 \text{ } \mu\text{A}} = 49$$

(ii) Voltage gain,
$$A_v = \frac{R_C}{R_E} = \frac{4.7 \text{ k}\Omega}{2.2 \text{ k}\Omega} = 2.14$$

(iii) Power gain,
$$A_p = A_i \times A_v = 49 \times 2.14 = 105$$

10.15 Input Impedance of CE Amplifier

When one CE amplifier is being used to drive another, the input impedance of the second amplifier will serve as the load resistance of the first. Therefore, in order to calculate the voltage gain (A_{ν}) of the first amplifier stage correctly, we must calculate the input impedance of the second stage.

The input impedance of an amplifier can be found by using the ac equivalent circuit of the amplifier as shown in Fig. 10.34.

$$Z_{in}$$
 R_1
 R_2 SILICON

Fig. 10.34

$$Z_{in} = R_1 || R_2 || Z_{in(base)}$$

where

 Z_{in} = input impedance of the amplifier

 $Z_{in (base)}$ = input impedance of transistor base

Now
$$Z_{in (base)} = *\beta r_e'$$

The input impedance $[Z_{in}]$ is always less than the input impedance of the base $[Z_{in(base)}]$.

Example 10.20. Determine the input impedance of the amplifier circuit shown in Fig. 10.35.




Fig. 10.35

Solution. Voltage across
$$R_2$$
, $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{30}{45 + 15} \times 15 = 7.5 \text{ V}$

*
$$Z_{in(base)} = \frac{V_{in}}{i_b} = \frac{i_e r_e'}{i_b}$$
. Since $\frac{i_e}{i_b}$ is approximately equal to β , $Z_{in(base)} = \beta r_e'$.

Voltage across
$$R_E$$
, $V_E = V_2 - V_{BE} = 7.5 - 0.7 \approx 7.5 \text{ V}$
Emitter current, $I_E = \frac{V_E}{R_E} = \frac{7.5 \text{ V}}{7.5 \text{ k}\Omega} = 1 \text{ mA}$
AC emitter resistance, $r_e' = 25 \text{ mV/}I_E = 25 \text{ mV/}1 \text{ mA} = 25 \Omega$
 $Z_{in(base)} = \beta r_e' = 200 \times 25 = 5 \times 10^3 \Omega = 5 \text{ k}\Omega$
 $Z_{in} = R_1 \| R_2 \| Z_{in(base)}$
 $= 45 \text{ k}\Omega \| 15 \text{ k}\Omega \| 5 \text{ k}\Omega = 3.45 \text{ k}\Omega$

10.16 Voltage Gain Stability

One important consideration for an amplifier is the stability of its voltage gain. An amplifier should have voltage gain values that are stable so that the output of the circuit is predictable under all normal conditions. In a standard CE amplifier, the entire d.c. emitter resistance R_E is bypassed by the bypass emitter capacitor C_E . Therefore, the total a.c. emitter resistance is r_e' . The voltage gain of such an amplifier at no-load is given by;

Voltage gain,
$$A_v = \frac{R_C}{r'_e}$$
 where $r'_e = \frac{25 \text{ mV}}{I_E}$

The voltage gain of a standard CE amplifier is quite large. However, the drawback of the circuit is that its voltage gain changes with emitter current I_E , temperature variations and transistor replacement. For example, if emitter current I_E increases, the a.c. emitter resistance r_e' decreases. This changes the voltage gain of the amplifier. Similarly, when the temperature varies or when a transistor is replaced, the a.c. current gain β changes. This will also result in the change in voltage gain. In order to stabilise the voltage gain, the emitter resistance R_E is partially bypassed by C_E . Such an amplifier is called a swamped amplifier.




Fig. 10.36 (i) shows the emitter leg of a standard CE amplifier while Fig. 10.36 (ii) shows the emitter leg of swamped amplifier. In swamped amplifier, the resistance R_E is split into two parts viz. R_{E1} and R_{E2} . Only R_{E2} is bypassed by C_E while R_{E1} is not.

10.17 Swamped Amplifier

Fig. 10.37 shows the circuit of a swamped amplifier. Note that d.c. emitter resistance R_E is divided into two parts viz. R_{E1} and R_{E2} . Only resistance R_{E2} is bypassed by the capacitor C_E while resistance

 R_{E1} is not. This method swamps or minimises the effect of r_e' on the voltage gain without reducing the voltage gain too much. Now the total a.c. emitter resistance is $(r_e' + R_{E1})$ instead of r_e' as in a standard CE amplifier. Therefore, the voltage gain of a swamped amplifier at no-load becomes:




Fig. 10.37

If $R_{E1} \ge 10$ r'_e , then the effect of r'_e is almost negligible and the voltage gain is given by;

$$A_v \simeq \frac{R_C}{R_{E1}}$$

Therefore, the voltage gain is essentially independent of r'_e or it is reasonably stabilised.

Effect of swamping on Z_{in\ (base)}. The $Z_{in\ (base)}$ with R_E completely bypassed is $Z_{in\ (base)} = \beta r'_e$. When the emitter resistance is partially bypassed, the portion of the resistance that is unbypassed (i.e. R_{E1}) is seen by the a.c. signal and appears in series with r'_e . Therefore, for swamped amplifier,

$$Z_{in(base)} = \beta (r'_e + R_{E1})$$

Example 10.21. Determine the value of voltage gain (A_{γ}) for the swamped amplifier shown in Fig. 10.38. What will be $Z_{in \, (base)}$ for this circuit?

Solution. In order to find voltage gain (A_{ν}) , we first determine D.C. emitter current I_E and then a.c. emitter resistance r'_e . The value of I_E can be determined as under:

D.C. voltage across
$$R_2$$
, $V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{10}{18 + 4.7} \times 4.7 = 2.1 \text{V}$

D.C. voltage across R_E , $V_E = V_2 - V_{BE} = 2.1 \text{V} - 0.7 \text{V} = 1.4 \text{V}$


D.C. emitter current, $I_E = \frac{V_E}{R_{E1} + R_{E2}} = \frac{1.4 \text{V}}{300 \Omega + 900 \Omega} = 1.16 \text{ mA}$

a.c. emitter resistance, $r_e' = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{ mV}}{1.16 \text{ mA}} = 21.5 \Omega$

Voltage gain, $A_V = \frac{R_C}{r_2' + R_{E1}} = \frac{1.5 \text{ k}\Omega}{21.5\Omega + 300 \Omega} = 4.66$

Input impedance of transistor base is given by ;

$$Z_{in(base)} = \beta (r'_e + R_{E1}) = 150 (21.5\Omega + 300\Omega) = 48.22 \text{ k}\Omega$$



Example 10.22. Determine the change in voltage gain for the amplifier in example 10.21 when r'_e doubles in value.

Solution.

Voltage gain,
$$A_v = \frac{R_C}{r_e' + R_{F1}}$$

When r_e' doubles, the value of A_v becomes:

$$A_{v} = \frac{R_{C}}{2r'_{e} + R_{E1}} = \frac{1.5 \text{ k}\Omega}{2 \times 21.5 \Omega + 300 \Omega} = 4.37$$

 \therefore Change in gain = 4.66 - 4.37 = 0.29


Therefore, percentage change from the original value

=
$$\frac{4.66 - 4.37}{4.66} \times 100 = \frac{0.29}{4.66} \times 100 = 6.22\%$$
 (decrease)

Consequently, the change in A_v is only 6.22% from the original value. In an amplifier that is not swamped, doubling the value of r'_e would cause the value of A_v to change (decrease) by *50%. Thus the voltage gain (A_v) of the amplifier becomes more stable by swamping the emitter circuit.

Example 10.23. Fig. 10.39 shows the circuit of a **standard CE amplifier. The emitter circuit of this amplifier is swamped as shown in Fig. 10.40. Find:

- (i) input impedance of transistor base [i.e. $Z_{in (base)}$] for each circuit.
- (ii) input impedance (Z_{in}) for each circuit.
- * Original $A_v = \frac{R_C}{r_*'}$; Final $A_v = \frac{R_C}{2 r_*'}$. Obviously, a change of 50% from the original value.
- ** Remember that in a standard CE amplifier, the emitter resistance R_E is completely bypassed by the capacitor C_E .



Solution. Both the circuits have the same value of a.c. emitter resistance r'_e . Therefore, following the standard procedure for finding r'_e gives us a value of *25 Ω for both circuits.

(i) $Z_{in (base)}$

For the standard CE amplifier shown in Fig. 10.39, we have,

$$Z_{in\,(base)} = \beta r'_e = 200 \times 25\Omega = 5 \text{ k}\Omega$$

For the swamped amplifier shown in Fig. 10.40, we have,

$$Z_{in (base)} = \beta (r'_e + R_{E1})$$

= 200 (25\Omega + 210 \Omega) = 47000\Omega = 47 k\Omega

(ii) Z_{in}

For the standard CE amplifier shown in Fig. 10.39, we have,

$$Z_{in} = R_1 || R_2 || Z_{in(base)}$$

= 10 k\O || 2.2 k\O || 5 k\O = **1.33 k\O**

For the swamped amplifier circuit shown in Fig. 10.40, we have,

$$\begin{split} Z_{in} &= R_1 \, \| \, R_2 \, \| \, Z_{in(base)} \\ &= 10 \, \mathrm{k}\Omega \, \| \, 2.2. \, \mathrm{k}\Omega \, \| \, 47 \, \mathrm{k}\Omega = \mathbf{1.74} \, \mathrm{k}\Omega \end{split}$$

Note that swamping increases the input impedance (Z_{in}) of the amplifier. This reduces the amplifier's loading effects on a previous stage.

Example 10.24. Find the voltage gain for both circuits of example 10.23.

Solution.

For the standard CE amplifier shown in Fig. 10.39, the voltage gain (A_n) is given by;

$$A_{v} = \frac{R_{C}}{r_{e}'} = \frac{4 \text{ k}\Omega}{25 \Omega} = 160$$

For the swamped amplifier shown in Fig. 10.40, the voltage gain (A_y) is given by;

*
$$V_2 = \frac{V_{CC}}{R_1 + R_2} \times R_2 = \frac{10}{10 + 2.2} \times 2.2 = 1.8 \text{V}; V_E = V_2 - V_{BE} = 1.8 \text{V} - 0.7 \text{V} = 1.1 \text{V}$$

$$I_E = \frac{V_E}{R_E} = \frac{1.1 \text{V}}{1.1 \text{ k}\Omega} = 1 \text{ mA} \quad \therefore \quad r'_e = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{ mV}}{1 \text{ mA}} = 25\Omega$$

$$A_{v} = \frac{R_{C}}{r_{e}' + R_{E1}} = \frac{4 \text{ k}\Omega}{25 \Omega + 210 \Omega} = \frac{4 \text{ k}\Omega}{235 \Omega} = 17$$

The following points may be noted;

- (i) The two circuits are identical for d.c. analysis purposes. Both have a total of 1.1. $k\Omega$ d.c. resistance in their emitter circuits.
- (ii) For a standard CE amplifier, the total a.c. emitter resistance is r'_e . When this amplifier is swamped, the total a.c. emitter resistance is increased to $(r'_e + R_{E1})$.
- (iii) Swamping reduces the voltage gain of the amplifier. However, the gain of a swamped amplifier is more stable than that of a comparable standard CE amplifier.

10.18 Classification Of Amplifiers

The transistor amplifiers may be classified as to their usage, frequency capabilities, coupling methods and mode of operation.

- (i) According to use. The classifications of amplifiers as to usage are basically voltage amplifiers and power amplifiers. The former primarily increases the voltage level of the signal whereas the latter mainly increases the power level of the signal.
- (ii) According to frequency capabilities. According to frequency capabilities, amplifiers are classified as *audio amplifiers*, radio frequency amplifiers etc. The former are used to amplify the signals lying



Radio amplifiers

in the audio range *i.e.* 20 Hz to 20 kHz whereas the latter are used to amplify signals having very high frequency.

- (iii) According to coupling methods. The output from a single stage amplifier is usually insufficient to meet the practical requirements. Additional amplification is often necessary. To do this, the output of one stage is coupled to the next stage. Depending upon the coupling device used, the amplifiers are classified as R-C coupled amplifiers, transformer coupled amplifiers etc.
- (iv) According to mode of operation. The amplifiers are frequently classified according to their mode of operation as class A, class B and class C amplifiers. This classification depends on the portion of the input signal cycle during which collector current is expected to flow. Thus, class A amplifier is one in which collector current flows for the entire a.c. signal. Class B amplifier is one in which collector current flows for half-cycle of input a.c. signal. Finally, class C amplifier is one in which collector current flows for less than half-cycle of a.c. signal.

Example 10.25. What do you understand by following amplifiers:

- (i) Class A voltage amplifier
- (ii) Audio voltage amplifier
- (iii) Class B power amplifier
- (iv) Class A transformer coupled power amplifier?

Solution. (i) Class A voltage amplifier means that it raises the voltage level of the signal and its mode of operation is such that collector current flows for the whole input signal.

- (ii) Audio voltage amplifier means that it raises the voltage level of audio signal (i.e. one having frequency range 20 Hz to 20 kHz) and its mode of operation is class A.
- (iii) It means that this amplifier raises the power level of the signal and its mode of operation is such that collector current flows for half-cycle of the signal only.

(iv) It means that power amplification is being done, coupling is by transformer and mode of operation is class A.

10.19 Amplifier Equivalent Circuit

An amplifier can be replaced by an equivalent circuit for the purpose of analysis. Fig. 10.41 (i) shows the amplifier circuit while Fig. 10.41 (ii) shows its equivalent circuit.

 V_1 = input signal voltage to the amplifier

 I_1 = input signal current

 R_{in} = input resistance of the amplifier

 A_0 = voltage gain of the amplifier when no load is connected


 I_2 = output current

 V_2 = output voltage across load R_L

 R_{out} = output resistance of the amplifier

 R_L = load resistance

 A_{ν} = voltage gain when load R_{L} is connected



Note that capability of the amplifier to produce voltage gain is represented by the voltage generator A_0V_1 . The voltage gain of the loaded amplifier is A_v . Clearly, A_v will be less than A_0 due to voltage drop in R_{out} .

10.20 Equivalent Circuit with Signal Source

If the signal source of voltage E_S and resistance R_S is considered, the amplifier equivalent circuit will be as shown in Fig. 10.42.

Referring to Fig. 10.42, we have,

$$I_1 = \frac{E_S}{R_S + R_{in}}$$

$$V_1 = I_1 R_{in} = \frac{E_S R_{in}}{R_S + R_{in}}$$

$$I_2 = \frac{A_0 V_1}{R_{out} + R_L} \qquad ...(i)$$

$$= \frac{A_0 I_1 R_{in}}{R_{out} + R_L} \qquad ...(ii)$$

$$V_2 = I_2 R_L = \frac{A_0 V_1 R_L}{R_{out} + R_L} \qquad ...(iii)$$

$$Voltage gain, A_v = \frac{V_2}{V_1} = \frac{A_0 R_L}{R_{out} + R_L}$$




Fig. 10.42

Current gain,
$$A_i = \frac{I_2}{I_1} = \frac{A_0 R_{in}}{R_{out} + R_L}$$

Power gain, $A_p = \frac{I_2^2 R_L}{I_1^2 R_{in}} = \frac{(I_2 R_L) I_2}{(I_1 R_{in}) I_1}$
 $= \frac{V_2 I_2}{V_1 I_1} = \left(\frac{V_2}{V_1}\right) \times \left(\frac{I_2}{I_1}\right)$
 $= A_v \times A_i$

Note. The use of such an equivalent circuit is restricted to the signal quantities only. Further, in drawing the equivalent circuit, it is assumed that exact linear relationship exists between input and output signals *i.e.* the amplifier produces no waveform distortion.

Example 10.26. An amplifier has an open circuit voltage gain of 1000, an input resistance of $2 k\Omega$ and an output resistance of 1Ω . Determine the input signal voltage required to produce an output signal current of 0.5A in 4Ω resistor connected across the output terminals.




Fig. 10.43

Solution. Fig. 10.43 shows the equivalent circuit of the amplifier. Here $A_0 = 1000$.

$$\frac{I_2}{I_1} = \frac{A_0 R_{in}}{R_{out} + R_L}$$
 [See Art. 10.20]
$$= \frac{1000 \times 2000}{1 + 4} = 4 \times 10^5$$

$$I_1 = \frac{I_2}{4 \times 10^5} = \frac{0.5}{4 \times 10^5} = 1.25 \times 10^{-6} \text{ A}$$

٠.

Now
$$V_1 = I_1 R_{in} = (1.25 \times 10^{-6}) \times 2000 = 2.5 \times 10^{-3} \text{ V} = 2.5 \text{ mV}$$

Example 10.27. An amplifier has an open circuit voltage gain of 1000, an output resistance of 15Ω and an input resistance of $7k\Omega$. It is supplied from a signal source of e.m.f. 10mV and internal resistance $3k\Omega$. The amplifier feeds a load of $35~\Omega$. Determine (i) the magnitude of output voltage and (ii) power gain.




Fig. 10.44

Solution. (i)
$$I_{1} = \frac{E_{S}}{R_{S} + R_{in}} = \frac{10 \times 10^{-3}}{3000 + 7000} = 10^{-6} \text{ A}$$

$$V_{1} = I_{1}R_{in} = 10^{-6} \times 7000 = 7 \times 10^{-3} \text{ V}$$

$$A_{v} = \frac{V_{2}}{V_{1}} = \frac{A_{0}R_{L}}{R_{out} + R_{L}} = \frac{1000 \times 35}{15 + 35} = 700$$

$$\therefore \qquad V_{2} = 700 V_{1} = 700 \times 7 \times 10^{-3} = 4.9 \text{ V}$$
(ii) Output power, $P_{2} = \frac{V_{2}^{2}}{R_{L}} = \frac{(4.9)^{2}}{35} = 0.686 \text{ W}$

$$\text{Input power, } P_{1} = \frac{V_{1}^{2}}{R_{in}} = \frac{(7 \times 10^{-3})^{2}}{7000} = 7 \times 10^{-9} \text{ W}$$

$$\therefore \qquad \text{Power gain, } A_{p} = \frac{P_{2}}{P_{1}} = \frac{0.686}{7 \times 10^{-9}} = 98 \times 10^{6}$$

Example 10.28. An amplifier, when loaded by $2 k\Omega$ resistor, has a voltage gain of 80 and a current gain of 120. Determine the necessary signal voltage and current to give an output voltage of IV. What is the power gain of the amplifier?

Solution.
$$A_{\nu} = \frac{V_2}{V_1} = 80$$

∴ $V_1 = V_2/80 = 1/80 = 0.0125 \text{ V} = 12.5 \text{ mV}$
 $A_{\nu} = \frac{A_0 R_L}{R_{out} + R_L}$...[See Art. 10.20]
∴ $A_i = \frac{A_0 R_{in}}{R_{out} + R_L}$...[See Art. 10.20]
∴ $\frac{A_{\nu}}{A_i} = \frac{R_L}{R_{in}}$
or $\frac{80}{120} = \frac{2}{R_{in}}$
∴ $R_{in} = 120 \times 2/80 = 3 \text{ k}\Omega$



Fig. 10.45

$$I_1 = V_1/R_{in} = 12.5 \text{ mV/3 k}\Omega = 4.17 \mu\text{A}$$

Power gain = $A_y \times A_i = 80 \times 120 = 9600$

10.21 Gain and Transistor Configurations

We know that the process of raising the strength of an a.c. signal is called amplification and the circuit used to preform this function is called an amplifier. There are three types of gain : *current gain*, *voltage gain* and *power gain*.

- (i) The common emitter (CE) amplifier exhibits all there types gain. From input to output, current will increase, voltage will increase and power will increase.
- (ii) The common base (CB) amplifier has voltage gain and power gain but no current gain. Note that the current gain of a CB circuit is less than 1.
 - (iii) The common collector (CC) amplifier has current gain and power gain but no voltage gain.

It is important to note that the type of gain an amplifier has depends upon the transistor configuration. Consequently, the choice of an amplifier for a given application often depends on the type of gain that is desired. Since *CE* arrangement is widely used (in about 90% applications), we shall be mainly concentrating on this type of circuit.

MULTIPLE-CHOICE QUESTIONS

- **1.** A single stage transistor amplifier contains and associated circuitry.
 - (i) two transistors (ii) one transistor
 - (iii) three transistors
 - (iv) none of the above
- **2.** The phase difference between the output and input voltages of a *CE* amplifier is
 - (i) 180°
- (ii) 0°
- (*iii*) 90°
- (iv) 270°
- **3.** It is generally desired that a transistor should have input impedance.
 - (i) low
- (ii) very low
- (iii) high
- (iv) very high
- **4.** When an a.c. signal is applied to an amplifier, the operating point moves along
 - (i) d.c. load line (ii) a.c. load line
 - (iii) both d.c. and a.c. load lines
 - (iv) none of the above
- 5. If the collector supply is 10 V, then collector cut off voltage under d.c. conditions is

- (i) 20 V
- (ii) 5V
- (iii) 2V
- (iv) 10 V
- **6.** In the zero signal conditions, a transistor sees load.
 - (i) d.c.
- (ii) a.c.
- (iii) both d.c. and a.c
- (iv) none of the above
- 7. The input capacitor in an amplifier is the capacitor.
 - (i) coupling
- (ii) bypass
- (iii) leakage
- (iv) none of the above
- 8. The point of intersection of d.c. and a.c. load lines is called
 - (i) saturation point (ii) cut off point
 - (iii) operating point (iv) none of the above
- 9. The slope of a.c. load line is that of d.c. load line.
 - (i) the same as
- (ii) more than
- (iii) less than
- (iv) none of the above
- 10. If a transistor amplifier draws 2 mA when

ance is

(i) $20 \text{ k}\Omega$

(iii) $10 \text{ k}\Omega$

input voltage is 10 V, then its input imped-

11. When a transistor amplifier is operating, the

current in any branch is

(i) sum of a.c. and d.c.

(ii) $0.2 \text{ k}\Omega$

(iv) $5 k\Omega$

(ii) a.c. only (iii) d.c. only	21. The purpose of d.c. conditions in a transis-		
(iv) difference of a.c. and d.c.	tor is to		
12. The purpose of capacitors in a transistor am-	(i) reverse bias the emitter		
plifier is to	(ii) forward bias the collector		
(i) protect the transistor	(iii) set up operating point		
(ii) cool the transistor	(iv) none of the above		
(iii) couple or bypass a.c. component	22. An amplifier has a power gain of 100. Its		
(iv) provide biasing	db gain is		
13. In the d.c. equivalent circuit of a transistor	(i) 10 db (ii) 20 db		
amplifier, the capacitors are considered	(iii) $40 db$ (iv) none of the above		
	23. In order to get more voltage gain from a tran-		
(i) short (ii) open	sistor amplifier, the transistor used should		
(iii) partially short (iv) none of the above	have		
14. In a CE amplifier, voltage gain = $\times \frac{R_{AC}}{R_{in}}$	(i) thin base (ii) thin collector		
14. If $a \in E$ amplifies, voltage gain $\longrightarrow \frac{1}{R_{in}}$	(iii) wide emitter (iv) none of the above		
(i) α (ii) $(1+\alpha)$	24. The purpose of a coupling capacitor in a tran-		
(iii) $(1+\beta)$ (iv) β	sistor amplifier is to		
15. In practice, the voltage gain of an amplifier	(i) increase the output impedance of		
is expressed	transistor		
(i) as volts (ii) as a number	(ii) protect the transistor		
(iii) in db (iv) none of the above	(iii) pass a.c. and block d.c.		
16. If the power and current gains of a transistor	(iv) provide biasing25. The purpose of emitter capacitor (i.e. capaci-		
amplifier are 16500 and 100 respectively,	tor across R_E) is to		
then voltage gain is	(i) avoid voltage gain drop		
(i) 165 (ii) 165×10^4	(ii) forward bias the emitter		
(iii) 100 (iv) none of the above	(iii) reduce noise in the amplifier		
17. If R_C and R_L represent the collector resis-	(iv) none of the above		
tance and load resistance respectively in a	26. The ratio of output to input impedance of a		
single stage transistor amplifier, then a.c.	CE amplifier is		
load is	(i) about 1 (ii) low		
(i) $R_L + R_C$ (ii) $R_C \parallel R_L$	(iii) high (iv) moderate		
(iii) $R_L - R_C$ (iv) R_C	27. If a transistor amplifier feeds a load of low		
18. In a <i>CE</i> amplifier, the phase difference between voltage agrees collector lead <i>P</i> , and	resistance (<i>e.g.</i> speaker), then voltage gain will be		
tween voltage across collector load R_C and signal voltage is	(i) high (ii) very high		
(i) 180° (ii) 270°	(iii) moderate (iv) low		
(iii) 90° (iv) 0°	28. If the input capacitor of a transistor ampli-		
19. In the a.c. equivalent circuit of a transistor	fier is short-circuited, then		
amplifier, the capacitors are considered	(i) transistor will be destroyed		
(i) short (ii) open	(ii) biasing conditions will change		
· · · · · · · · · · · · · · · · · · ·			

(iii) partially open (iv) none of the above

 R_L represent collector resistance and load

resistance respectively. The transistor sees

20. In a single stage transistor amplifier, R_C and

 $\begin{array}{ll} (i) & R_C + R_L \\ (iii) & R_L \end{array} \qquad \begin{array}{ll} (ii) & R_C \parallel R_L \\ (iv) & R_C \end{array}$

a d.c. load of

(iii) R_L

Single Stage Transistor Amplifiers ■ 277

- (iii) signal will not reach the base
- (iv) none of the above
- **29.** The radio wave picked up by the receiving antenna is amplified about times to have reasonable sound output.
 - (*i*) 1000
- (ii) a million
- (iii) 100
- (iv) 10000
- **30.** A *CE* amplifier is also called circuit.
 - (i) grounded emitter
 - (ii) grounded base
 - (iii) grounded collector
 - (iv) none of the above
- **31.** The d.c. load of a transistor amplifier is generally that of a.c. load.
 - (i) the same as
- (ii) less than
- (iii) more than
- (iv) none of the above
- **32.** The value of collector load R_C in a transistor amplifier is the output impedance of the transistor.
 - (i) the same as
- (ii) less than
- (iii) more than
- (iv) none of the above
- **33.** A single stage transistor amplifier with collector load R_C and emitter resistance R_E has a d.c. load of
 - (i) R_C
- (ii) $R_C \parallel R_E$
- (iii) $R_C R_E$
- (iv) $R_C + R_E$
- **34.** In transistor amplifiers, we generally use capacitors.
 - (i) electrolytic
- (ii) mica
- (iii) paper
- (iv) air

- **35.** A single stage transistor amplifier with no load sees an a.c. load of
 - (i) $R_C + R_E$
- (ii) R_C
- (iii) $R_C \parallel R_E$
- (iv) R_C/R_E
- **36.** The output power of a transistor amplifier is more than the input power because the additional power is supplied by
 - (i) transistor (
- (ii) biasing circuit
 - (iii) collector supply V_{CC}
 - (iv) none of the above
- **37.** A transistor converts
 - (i) d.c. power into a.c. power
 - (ii) a.c. power into d.c. power
 - (iii) high resistance into low resistance
 - (iv) none of the above
- **38.** A transistor amplifier has high output impedance because
 - (i) emitter is heavily doped
 - (ii) collector has reverse bias
 - (iii) collector is wider than emitter or base
 - (iv) none of the above
- **39.** For highest power gain, one would use configuration.
 - (*i*) *CC*
- (ii) CB
- (iii) CE
- (iv) none of the above
- **40.** *CC* configuration is used for impedance matching because its
 - (i) input impedance is very high
 - (ii) input impedance is low
 - (iii) output impedance is very low
 - (iv) none of the above

	Answers to Multiple-Choice Question			
1. (<i>ii</i>)	2. (<i>i</i>)	3. (<i>iii</i>)	4. (ii)	5. (<i>iv</i>)
6. (<i>i</i>)	7. (<i>i</i>)	8. (<i>iii</i>)	9. (<i>ii</i>)	10. (<i>iv</i>)
11. (<i>i</i>)	12. (<i>iii</i>)	13. (<i>ii</i>)	14. (<i>iv</i>)	15. (<i>iii</i>)
16. (<i>i</i>)	17. (<i>ii</i>)	18. (<i>iv</i>)	19. (<i>i</i>)	20. (<i>iv</i>)
21. (<i>iii</i>)	22. (<i>ii</i>)	23. (<i>i</i>)	24. (<i>iii</i>)	25. (<i>i</i>)
26. (<i>iv</i>)	27. (<i>iv</i>)	28. (<i>ii</i>)	29. (<i>ii</i>)	30. (<i>i</i>)
31. (<i>iii</i>)	32. (<i>ii</i>)	33. (<i>iv</i>)	34. (<i>i</i>)	35. (<i>ii</i>)
36. (<i>iii</i>)	37. (<i>i</i>)	38. (<i>ii</i>)	39. (<i>iii</i>)	40. (<i>i</i>)

Chapter Review Topics

- 1. What do you understand by single stage transistor amplifiers?
- 2. Explain with the help of output characteristics how the variations in base current affect collector current variations. Assume the base current varies sinusoidally.

- 3. Draw the circuit of a practical single stage transistor amplifier. Explain the function of each component.
- 4. Show the various currents and voltages in a single stage transistor amplifier.
- 5. Show that the output voltage of a single stage common emitter transistor amplifier is 180° out of phase with the input voltage.
- 6. What do you understand by d.c. and a.c. load lines? How will you construct them on the output characteristics?
- 7. Draw the d.c. and a.c. equivalent circuits of a transistor amplifier.
- 8. Derive an expression for the voltage gain of a transistor amplifier from its a.c. equivalent circuit.
- 9. Write short notes on the following:
 - (i) phase reversal
- (ii) d.c. and a.c. load lines
- (iii) operating point
- (iv) classification of amplifiers.

Problems

- In transistor amplifier, the collector current swings from 2 mA to 5 mA as the base current is changed from 5 μA to 15 μA. Find the current gain.

 [300]
- 2. A transistor amplifier employs a $4 \text{ k}\Omega$ as collector load. If the input resistance is $1 \text{ k}\Omega$, determine the voltage gain. Given $\beta = 100$, $g_m = 10$ mA/volt and signal voltage = 50 mV. [1.04]
- 3. Fig. 10.46 shows the transistor amplifier. If $R_C = 4 \text{ k}\Omega$, $R_B = 5 \text{ k}\Omega$ and $V_{CC} = 30 \text{ V}$, draw the d.c. load line.




Fig. 10.46

- 4. Find the operating point for Fig. 10.46, $V_{CC} = 30 \text{ V}, R_1 = 20 \text{ k}\Omega, R_2 = 20 \text{ k}\Omega, R_C = 4 \text{ k}\Omega, R_E = 5 \text{ k}\Omega.$ [13.2V, 1.85mA]
- 5. For the circuit shown in Fig. 10.46, find the voltage gain if $\beta = 100$, $R_C = 3 \text{ k}\Omega$, $R_L = 6 \text{ k}\Omega$ and $R_m = 2 \text{ k}\Omega$. [100]
- 6. In the circuit shown in Fig. 10.46, V_{CC} = 30 V, R_1 = 2 k Ω , R_2 = 1 k Ω , R_C = 2 k Ω , R_L = 2 k Ω , R_E = 1 k Ω . Draw the d.c. and a.c. load lines.
- 7. A voltage-divider biased circuit has an emitter voltage of 2 V and an emitter resistor of 4.7 k Ω . What is the ac resistance of emitter diode? [58.7 Ω]
- 8. A transistor amplifier has a dc collector current of 5 mA. What is the ac resistance of the base if $\beta = 200$? [1000 Ω]
- 9. Determine the voltage gain for the amplifier circuit shown in Fig. 10.47.




Fig. 10.47

- 10. What is the input impedance of the amplifier circuit shown in Fig. 10.47?
- $[1.75 \text{ k}\Omega]$
- 11. A voltage-divider biased amplifier has the values of $R_1 = 40 \text{ k}\Omega$, $R_2 = 10 \text{ k}\Omega$, $R_C = 6 \text{ k}\Omega$; $R_E = 2 \text{ k}\Omega$, $V_{CC} = +10 \text{V}$ and $\beta = 80$. Determine the a.c. emitter resistance of the transistor. [38.46 Ω]
- 12. A standard *CE* amplifier has the following values : $V_{CC} = 30 \text{ V}, R_1 = 51 \text{ k}\Omega, R_2 = 5.1 \text{ k}\Omega, R_C = 5.1 \text{ k}\Omega, R_C = 5.1 \text{ k}\Omega$, $R_E = 910\Omega$ and $\beta = 250$. Determine the voltage gain of the amplifier. [455.4]
- 13. A CE amplifier has a voltage gain $A_v = 59.1$ and $\beta = 200$. Determine the power gain and output power of the amplifier when input power is $80 \mu W$. [11820; 945.6 mW]
- 14. Determine the voltage gain for the first stage in Fig. 10.48.

- [53.03]
- If the value of β for the second stage in Fig. 10.48 is increased to 280, determine the voltage gain of the first amplifier stage.




Fig. 10.48

Discussion Questions

- 1. Does phase reversal affect amplification?
- 2. Why does ac load differ from dc load?
- 3. What is the importance of load line analysis?
- 4. Why is ac load line steeper than dc load line?
- 5. What is the significance of operating point?